ADCMP604 datasheet(19/34 Pages) AD

19 / 34 page

LTC6563

Rev. 0

For more information www.analog.com

Output Offset and Current Control

The output stage of the LTC6563 has many options. The

ADJ1 and ADJ0 pins provide four options for the output

current drive. The output voltage swing is dependent on

the adjust setting, the external differential termination

resistor, and the Tilt input. The purpose of the Tilt input is

to offset the DC output voltages, thereby increasing the

full output swing of the TIA for unipolar inputs. Output

TILT is essential for the ADC as the input from the pho-

todetector is unipolar. To maximize the input swing of

the ADC, the DC value of OUT is offset low while the DC

value of OUT is offset high. This allows the LTC6563 to

maximize the full dynamic range of the ADC. These pins

should be connected to low noise inputs.

LTC6563 transimpedance gain (RT) consists of the over-

all gain from the multi-stages involved in producing the

output for a given input current. The output is differential

and ½ RT is achieved if only one of the outputs is utilized.

It is possible to change the transimpedance gain (RT)

by changing RL_EXT as shown in Table 1, and Table 2.

Also, since the ADJ pins respond in less than 100ns,

these pins can be used for on the fly gain switching if the

application needs that. An example would be to reduce

the TIA gain if an overly strong signal is received by the

LTC6563. It’s important to note the following regarding

gain adjustment:

• The linear input current range (40µA with no Tilt, 90µA

with full Tilt) is not affected by these changes.

• RLDIFF refers to the total load seen by the differential

output(s) whereas RL_EXT is the external differential

load. Refer to Figure 17 to Figure 19 to see examples

of various external single-ended load (50Ω, 75Ω, and

100Ω) illustrated.

APPLICATIONS INFORMATION

Table 1. Output Stage when Tilt Pin = 0V, OUT Connected to TERM and OUT Connected to TERM1

IIN (µA)

ADJ1

ADJ0

OUT (mA)

OUTBAR (mA)

RT (Ω)

RL_EXT = 100Ω DIFF

RT (Ω)

RL_EXT = 200Ω DIFF

RT (Ω)

RL_EXT = OPEN

5.55k

7.4k

11.1k

14.8k

22.2k

16.65k

22.2k

33.3k

22.2k

29.6k

44.4k

5.55k

7.4k

11.1k

14.8k

22.2k

16.65k

22.2k

33.3k

22.2k

29.6k

44.4k

1 Output voltage compliance to be observed at higher RL_EXT and higher ADJ settings.

Table 2. Output Stage when Tilt Pin = VCC, OUT Connected to TERM and OUT Connected to TERM1

IIN (µA)

ADJ1

ADJ0

OUT (mA)

OUTBAR (mA)

RT (Ω)

RL_EXT = 100Ω DIFF

RT (Ω)

RL_EXT = 200Ω DIFF

RT (Ω)

RL_EXT = OPEN

5.55k

7.4k

11.1k

14.8k

22.2k

16.65k

22.2k

33.3k

22.2k

29.6k

44.4k

5.55k

7.4k

11.1k

14.8k

22.2k

16.65k

22.2k

33.3k

22.2k

29.6k

44.4k

1 Output voltage compliance to be observed at higher RL_EXT and higher ADJ settings.

ADCMP604 bảng dữ liệu(PDF) 19 Page - Analog Devices

ADCMP604 bảng dữ liệu(HTML) 19 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34

bảng dữ liệu tải về

Link URL