SPC58EEX datasheet(127/154 Pages) STMICROELECTRONICS

127 / 154 page

DS11646 Rev 4

127/154

SPC58EEx, SPC58NEx

Electrical characteristics

128

Note:

In the following table:

•

All output timing is worst case and includes the mismatching of rise and fall times of the

output pads.

•

Output parameters are valid for CL = 25 pF, where CL is the external load to the device

(lumped). The internal package capacitance is accounted for, and does not need to be

subtracted from the 25 pF value.

•

Timing is guaranteed to same drive capabilities for all signals, mixing of pad drives may

reduce operating speeds and may cause incorrect operation.

•

Programming the IBFD register (I2C bus Frequency Divider) with the maximum

frequency results in the minimum output timings listed. The I2C interface is designed to scale

the data transition time, moving it to the middle of the SCL low period. The actual position is

affected by the pre-scale and division values programmed in the IBC field of the IBFD

Table 74. I2C input timing specifications – SCL and SDA

No. Symbol C

Parameter

Value

Unit

Min

Max

— CC D Start condition hold time

—

PER_CLK

Cycle(1)

— CC D Clock low time

—

PER_CLK Cycle

— CC D Bus free time between Start and Stop condition

4.7

—

µs

— CC D Data hold time

0.0

—

— CC D Clock high time

—

PER_CLK Cycle

— CC D Data setup time

0.0

—

— CC D Start condition setup time (for repeated start condition only)

—

PER_CLK Cycle

— CC D Stop condition setup time

—

PER_CLK Cycle

1. PER_CLK is the SoC peripheral clock, which drives the I2C BIU and module clock inputs. See the Clocking chapter in the

device reference manual for more detail.

Table 75. I2C output timing specifications — SCL and SDA

No. Symbol C

Parameter

Value

Unit

Min

Max

— CC D Start condition hold time

—

PER_CLK

Cycle(1)

— CC D Clock low time

—

PER_CLK Cycle

— CC D Bus free time between Start and Stop condition

4.7

—

µs

— CC D Data hold time

—

PER_CLK Cycle

— CC D Clock high time

—

PER_CLK Cycle

— CC D Data setup time

—

PER_CLK Cycle

— CC D Start condition setup time (for repeated start condition only)

—

PER_CLK Cycle

— CC D Stop condition setup time

—

PER_CLK Cycle

SPC58EEX bảng dữ liệu(PDF) 127 Page - STMicroelectronics

SPC58EEX bảng dữ liệu(HTML) 127 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL