| công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
DLPC4420ZPC bảng dữ liệu(PDF) 37 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
DLPC4420ZPC bảng dữ liệu(HTML) 37 Page - Texas Instruments |
|
37 / 49 page ![]() Figure 10-1. PLL Filter Layout High frequency decoupling is required for both 1.1V and 1.8V PLL supplies and must be provided as close as possible to each of the PLL supply package pins. It is recommended to place decoupling capacitors under the package on the opposite side of the board. Use high quality, low-ESR, monolithic, surface mount capacitors. Typically 0.1µF for each PLL supply is sufficient. The length of a connecting trace increases the parasitic inductance of the mounting and thus, tracing should be avoided, allowing the via to butt up against the land itself. Additionally, the connecting trace has to be made as wide as possible. Further improvement can be made by placing vias to the side of the capacitor lands or doubling the number of vias. The location of bulk decoupling depends on the system design. www.ti.com DLPC4420 DLPS222 – DECEMBER 2021 Copyright © 2021 Texas Instruments Incorporated Submit Document Feedback 37 Product Folder Links: DLPC4420 |
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |