| công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
MIC5018 bảng dữ liệu(PDF) 8 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
MIC5018 bảng dữ liệu(HTML) 8 Page - Microchip Technology |
|
8 / 20 page ![]() MIC5018 DS20006631A-page 8 2021 Microchip Technology Inc. and its subsidiaries 3.0 PIN DESCRIPTIONS The descriptions of the pins are listed in Table 3-1. 3.1 Functional Description Refer to the “Functional Block Diagram”. The MIC5018 is a noninverting device. Applying a logic high signal to CTL (control input) produces gate drive output. The G (gate) output is used to turn on an external N-channel MOSFET. 3.1.1 SUPPLY VS (supply) is rated for +2.7V to +9V. An external capacitor is recommended to decouple noise. 3.1.2 CONTROL CTL (control) is a TTL compatible input. CTL must be forced high or low by an external signal. A floating input may cause unpredictable operation. A high input turns on Q2, which sinks the output of current source I1, making the input of the first inverter low. The inverter output becomes high enabling the charge pump. 3.1.3 CHARGE PUMP The charge pump is enabled when CTL is logic high. The charge pump consists of an oscillator and voltage quadrupler (4×). Output voltage is limited to 16V by a Zener diode. The charge pump output voltage will be approximately: EQUATION 3-1: The oscillator operates from approximately 70 kHz to approximately 100 kHz depending upon the supply voltage and temperature. 3.1.4 GATE OUTPUT The charge pump output is connected directly to the G (gate) output. The charge pump is active only when CTL is high. When CTL is low, Q3 is turned on by the second inverter and discharges the gate of the external MOSFET to force it off. If CTL is high, and the voltage applied to VS drops to zero, the gate output will be floating (unpredictable). 3.1.5 ESD PROTECTION D1 and D2 clamp positive and negative ESD voltages. R1 isolates the gate of Q2 from sudden changes on the CTL input. Q1 turns on if the emitter (CTL input) is forced below ground to provide additional input protection. Zener D3 also clamps ESD voltages for the gate (G) output. TABLE 3-1: PIN FUNCTION TABLE Pin Number 5-Lead SOT-143 Pin Name Description 1 GND Ground: Power return. 2 VS Supply (Input): +2.7V to +9V supply. 3 G Gate (Output): Gate connection to external MOSFET. 4 CTL Control (Input): TTL compatible on/off control input. Logic high drives the gate output above the supply voltage. Logic low forces the gate output near ground. VG 4 VSUPPLY 2.8V – = But not exceeding 16V. |
|
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |