SH7041A datasheet(502/923 Pages) RENESAS

502 / 923 page

464

13.3.2

Interval Timer Mode

To use the WDT as an interval timer, clear WT/

IT to 0 and set TME to 1. An interval timer

interrupt (ITI) is generated each time the timer counter overflows. This function can be used to

generate interval timer interrupts at regular intervals (figure 13.5).

H'FF

TCNT value

ITI: Interval timer interrupt request generation

H'00

WT/

IT = 0

TME = 1

ITI

Time

Overflow

Figure 13.5 Operation in the Interval Timer Mode

13.3.3

Clearing the Standby Mode

The watchdog timer has a special function to clear the standby mode with an NMI interrupt. When

using the standby mode, set the WDT as described below.

Before Transition to the Standby Mode: The TME bit in the TCSR must be cleared to 0 to stop

the watchdog timer counter before it enters the standby mode. The chip cannot enter the standby

mode while the TME bit is set to 1. Set bits CKS2–CKS0 so that the counter overflow interval is

equal to or longer than the oscillation settling time. See sections 25.3, and 26.3, AC

Characteristics, for the oscillation settling time.

Recovery from the Standby Mode: When an NMI request signal is received in standby mode,

the clock oscillator starts running and the watchdog timer starts incrementing at the rate selected

by bits CKS2–CKS0 before the standby mode was entered. When the TCNT overflows (changes

from H'FF to H'00), the clock is presumed to be stable and usable; clock signals are supplied to the

entire chip and the standby mode ends.

For details on the standby mode, see section 24, Power-Down State.

SH7041A bảng dữ liệu(PDF) 502 Page - Renesas Technology Corp