công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

54ABT373CMSAMX bảng dữ liệu(PDF) 2 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor.
tên linh kiện 54ABT373CMSAMX
Giải thích chi tiết về linh kiện  Octal Transparent Latch with TRI-STATE Outputs
PDF  16 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  NSC [National Semiconductor (TI)]
Trang chủ  http://www.national.com
Logo NSC - National Semiconductor (TI)

54ABT373CMSAMX bảng dữ liệu(HTML) 2 Page - National Semiconductor (TI)

  54ABT373CMSAMX Datasheet HTML 1Page - National Semiconductor (TI) 54ABT373CMSAMX Datasheet HTML 2Page - National Semiconductor (TI) 54ABT373CMSAMX Datasheet HTML 3Page - National Semiconductor (TI) 54ABT373CMSAMX Datasheet HTML 4Page - National Semiconductor (TI) 54ABT373CMSAMX Datasheet HTML 5Page - National Semiconductor (TI) 54ABT373CMSAMX Datasheet HTML 6Page - National Semiconductor (TI) 54ABT373CMSAMX Datasheet HTML 7Page - National Semiconductor (TI) 54ABT373CMSAMX Datasheet HTML 8Page - National Semiconductor (TI) 54ABT373CMSAMX Datasheet HTML 9Page - National Semiconductor (TI) Next Button
Zoom Inzoom in Zoom Outzoom out
 2 / 16 page
background image
Functional Description
The
’ABT373
contains
eight
D-type
latches
with
TRI-STATE output buffers When the Latch Enable (LE) in-
put is HIGH data on the Dn inputs enters the latches In this
condition the latches are transparent ie a latch output will
change state each time its D input changes When LE is
LOW the latches store the information that was present on
the D inputs a setup time preceding the HIGH-to-LOW tran-
sition of LE The TRI-STATE buffers are controlled by the
Output Enable (OE) input When OE is LOW the buffers are
in the bi-state mode When OE is HIGH the buffers are in
the high impedance mode but this does not interfere with
entering new data into the latches
Truth Table
Inputs
Output
LE
OE
Dn
On
HL
H
H
HL
L
L
LL
X
On (no change)
XH
X
Z
H e HIGH Voltage Level
L e LOW Voltage Level
X e Immaterial
Z e High Impedance State
Logic Diagram
TLF11547 – 3
Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays
2



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com