DS31256+ datasheet(26/183 Pages) MAXIM

26 / 183 page

DS31256 256-Channel, High-Throughput HDLC Controller

26 of 183

4. MEMORY MAP

4.1 Introduction

All addresses within the memory map are on dword boundaries, even though all internal device

configuration registers are only one word (16 bits) wide. The memory map consumes an address range of

4kB (12 bits). When the PCI bus is the host (i.e., the local bus is in bridge mode), the actual 32-bit PCI

bus addresses of the internal device configuration registers are obtained by adding the DC base address

value in the PCI device-configuration memory-base address register (Section 10.2) to the offset listed in

Sections 4.1 to 4.10. When an external host is configuring the device through the local bus (i.e., the local

bus is in the configuration mode), the offset is 0h and the host on the local bus uses the 16-bit addresses

listed in Sections 4.2 to 4.10.

Table 4-A. Memory Map Organization

PCI HOST [OFFSET

FROM DC BASE]

LOCAL BUS HOST

(16-BIT ADDRESS)

SECTION

General Configuration Registers

(0x000)

(00xx)

4.2

Receive Port Registers

(0x1xx)

(01xx)

4.3

Transmit Port Registers

(0x2xx)

(02xx)

4.4

Channelized Port Registers

(0x3xx)

(03xx)

4.6

HDLC Registers

(0x4xx)

(04xx)

4.6

BERT Registers

(0x5xx)

(05xx)

4.7

Receive DMA Registers

(0x7xx)

(07xx)

4.8

Transmit DMA Registers

(0x8xx)

(08xx)

4.9

FIFO Registers

(0x9xx)

(09xx)

4.10

PCI Configuration Registers for Function 0

(PIDSEL)

(0Axx)

4.11

PCI Configuration Registers for Function 1

(PIDSEL)

(0Bxx)

4.12

4.2 General Configuration Registers (0xx)

OFFSET/

ADDRESS

NAME

SECTION

0000

MRID

Master Reset and ID Register

5.1

0010

Master Configuration

5.2

0020

Master Status Register

5.3.2

0024

ISM

Interrupt Mask Register for SM

5.3.2

0028

SDMA

Status Register for DMA

5.3.2

002C

ISDMA

Interrupt Mask Register for SDMA

5.3.2

0030

SV54

Status Register for V.54 Loopback Detector

5.3.2

0034

ISV54

Interrupt Mask Register for SV.54

5.3.2

0040

LBBMC

Local Bus Bridge Mode Control Register

11.2

0050

TEST

Test Register

5.4

DS31256+ bảng dữ liệu(PDF) 26 Page - Maxim Integrated Products

DS31256+ bảng dữ liệu(HTML) 26 Page - Maxim Integrated Products

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL