công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

MCP3462T-E/ST bảng dữ liệu(PDF) 82 Page - Microchip Technology

tên linh kiện MCP3462T-E/ST
Giải thích chi tiết về linh kiện  Two/Four/Eight-Channel, 153.6 ksps, Low Noise, 16-Bit Delta-Sigma ADC
PDF  108 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  MICROCHIP [Microchip Technology]
Trang chủ  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

MCP3462T-E/ST bảng dữ liệu(HTML) 82 Page - Microchip Technology

Back Button MCP3462T-E/ST Datasheet HTML 78Page - Microchip Technology MCP3462T-E/ST Datasheet HTML 79Page - Microchip Technology MCP3462T-E/ST Datasheet HTML 80Page - Microchip Technology MCP3462T-E/ST Datasheet HTML 81Page - Microchip Technology MCP3462T-E/ST Datasheet HTML 82Page - Microchip Technology MCP3462T-E/ST Datasheet HTML 83Page - Microchip Technology MCP3462T-E/ST Datasheet HTML 84Page - Microchip Technology MCP3462T-E/ST Datasheet HTML 85Page - Microchip Technology MCP3462T-E/ST Datasheet HTML 86Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 82 / 108 page
background image
MCP3461/2/4
DS20006180D-page 82
 2019-2021 Microchip Technology Inc.
8.1
ADCDATA Register
Name
Bits
Address
Cof
ADCDATA
4/16/32
0x0
R
REGISTER 8-1:
ADCDATA: ADC CHANNEL DATA OUTPUT REGISTER
R-0
ADCDATA[15:0]
bit 15
bit 0
Legend:
R = Readable bit
W = Writable bit
U = Unimplemented bit, read as ‘0’
-n = Value at POR
‘1’ = Bit is set
‘0’ = Bit is cleared
x = Bit is unknown
bit 23-0
ADCDATA[15:0]: ADC Data Output Code
Output code from ADC. The data are post-calibration if the EN_OFFCAL or EN_GAINCAL bits are
enabled. The data can be formatted in 16/32-bit modes, depending on the DATA_FORMAT[1:0]
settings (see Section 5.6 “ADC Output Data Format”).
The ADC Channel Data Output registers always contain the most recent A/D conversion data. The
register is updated at each data ready internal signal (depends on OSR and CONV_MODE settings).
The register is latched at the start of each SPI Read command. The register is double buffered to avoid
loss of data. There is a small time delay, tDODR, after each data ready where the user has to wait for
the data to be available. Otherwise, data corruption can happen (when the internal data are refreshed).
When the IRQ_MODE[1:0] = 1x, this register becomes a 4-bit wide register containing the MDAT
output codes, which are the outputs of the modulator that are represented by four comparator outputs
(COMP[3:0], see Section 5.4.2 “Modulator Output Block”).



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com