công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

ADRF6720 bảng dữ liệu(PDF) 7 Page - Analog Devices

tên linh kiện ADRF6720
Giải thích chi tiết về linh kiện  Wideband Quadrature Modulator with Integrated Fractional-N PLL and VCOs
PDF  44 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  AD [Analog Devices]
Trang chủ  http://www.analog.com
Logo AD - Analog Devices

ADRF6720 bảng dữ liệu(HTML) 7 Page - Analog Devices

Back Button ADRF6720 Datasheet HTML 3Page - Analog Devices ADRF6720 Datasheet HTML 4Page - Analog Devices ADRF6720 Datasheet HTML 5Page - Analog Devices ADRF6720 Datasheet HTML 6Page - Analog Devices ADRF6720 Datasheet HTML 7Page - Analog Devices ADRF6720 Datasheet HTML 8Page - Analog Devices ADRF6720 Datasheet HTML 9Page - Analog Devices ADRF6720 Datasheet HTML 10Page - Analog Devices ADRF6720 Datasheet HTML 11Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 44 page
background image
Data Sheet
ADRF6720
Parameter
Test Conditions/Comments
Min
Typ
Max
Unit
DIGITAL LOGIC
SCLK, SDIO, CS, and ENBL
Input Voltage High (VIH)
1.4
V
Input Voltage Low (VIL)
0.7
V
Input Current (IIH/IIL)
−1
1
µA
Input Capacitance
(CIN)
5
pF
Output Voltage High
(VOH)
IOH = −100 uA
2.3
V
Output Voltage Low
(VOL)
IOL = 100 uA
0.2
V
POWER SUPPLIES
Voltage Range
VPOSx
3.3
V
Supply Current
Tx mode at internal LO mode (PLL, internal VCO , and modulator
enabled, LO output driver disabled)
425
mA
Tx mode at external 1× LO mode (PLL, internal VCO disabled,
modulator enabled, LO output driver disabled)
228
mA
LO output driver; LO_DRV_LVL bits (Register 0x22[7:6]) = 10
50
mA
Power-down mode
14.5
mA
1
The figure of merit (FOM) is computed as phase noise (dBc/Hz) – 10log10(fPFD) − 20log10(fLO/fPFD). The FOM was measured across the full LO range, with fREF =
153.6 MHz, fREF power = 4 dBm with a 38.4 MHz fPFD. The FOM was computed at a 50 kHz offset.
2
Refer to Figure 47 for a plot of input impedance over frequency.
TIMING CHARACTERISTICS
Table 2.
Parameter
Description
Min
Typ
Max
Units
tSCLK
Serial clock period
38
ns
tDS
Setup time between data and rising edge of SCLK
8
ns
tDH
Hold time between data and rising edge of SCLK
8
ns
tS
Setup time between falling edge of CS and SCLK
10
ns
tH
Hold time between rising edge of CS and SCLK
10
ns
tHIGH
Minimum period that SCLK should be in a logic high state
10
ns
tLOW
Minimum period that SCLK should be in a logic low state
10
ns
tACCESS
Maximum time delay between falling edge of SCLK and output data valid for a read operation
231
ns
tz
Maximum time delay between CS deactivation and SDIO bus return to high impedance
5
ns
Figure 2. Serial Port Timing Diagram
tS
tDS
tDH
tHIGH
tLOW
tSCLK
tH
DON'T CARE
DON'T CARE
A5
A4
A3
A2
A1
A0
D15
D14
D13
D3
D2
D1
D0
DON'T CARE
DON'T CARE
SCLK
SDIO
R/W
tZ
tACCESS
A6
CS
Rev. 0 | Page 7 of 44



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com