ADA4097-1BUJZ-R5 datasheet(9/27 Pages) AD

9 / 27 page

Data Sheet

ADA4097-1

Rev. 0 | Page 9 of 27

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS

VOUT

+IN

–VS

+VS

–IN

SHDN

TOP VIEW

(Not to Scale)

ADA4097-1

Figure 4. Pin Configuration

Table 6. Pin Function Descriptions

Pin No.

Mnemonic

Description

VOUT

Amplifier Output.

−VS

Negative Power Supply. In single-supply applications, the −VS pin is normally soldered to a low impedance ground

plane. In split-supply applications, bypass the −VS pin with a capacitance of at least 0.1 μF to a low impedance

ground plane, as close to the −VS pin as possible.

+IN

Noninverting Input of the Amplifier.

−IN

Inverting Input of the Amplifier.

SHDN

Op Amp Shutdown. The threshold for shutdown is approximately 1 V above the negative supply. If the SHDN pin is

not connected or hard tied to −VS, the amplifier is active. If the SHDN pin is asserted high (VSHDN > −VS + 1.5 V), the

amplifier is placed in a shutdown state, and the output of the amplifier goes to a high impedance state. If the SHDN

pin is left unconnected, it is recommended to connect a small capacitor of 1 nF between the SHDN pin and the −VS

pin to prevent signals from the −IN pin from capacitively coupling to the SHDN pin.

+VS

Positive Power Supply. Bypass the +VS pin with a capacitance of at least 0.1 μF to a low impedance ground plane, as

close to the +VS pin as possible.

ADA4097-1BUJZ-R5 bảng dữ liệu(PDF) 9 Page - Analog Devices