M34E02 datasheet(5/23 Pages) STMICROELECTRONICS

5 / 23 page

5/23

M34E02

SIGNAL DESCRIPTION

Serial Clock (SCL)

This input signal is used to strobe all data in and

out of the device. In applications where this signal

is used by slave devices to synchronize the bus to

a slower clock, the bus master must have an open

drain output, and a pull-up resistor can be con-

nected from Serial Clock (SCL) to VCC. (Figure 4

indicates how the value of the pull-up resistor can

be calculated). In most applications, though, this

method of synchronization is not employed, and

so the pull-up resistor is not necessary, provided

that the bus master has a push-pull (rather than

open drain) output.

Serial Data (SDA)

This bi-directional signal is used to transfer data in

or out of the device. It is an open drain output that

may be wire-OR’ed with other open drain or open

collector signals on the bus. A pull up resistor must

be connected from Serial Data (SDA) to VCC. (Fig-

ure 4 indicates how the value of the pull-up resistor

can be calculated).

Chip Enable (E0, E1, E2)

These input signals are used to set the value that

is to be looked for on the three least significant bits

(b3, b2, b1) of the 7-bit Device Select Code. In the

end application, E0, E1 and E2 must be directly

(not through a pull-up or pull-down resistor) con-

nected to VCC or VSS to establish the Device Se-

lect Code. When these inputs are not connected,

an internal pull-down circuitry makes (E0,E1,E2) =

(0,0,0).

The E0 input is used to detect the VHV voltage,

when decoding an SWP or CWP instruction.

Write Control (WC)

This input signal is provided for protecting the con-

tents of the whole memory from inadvertent write

operations. Write Control (WC) is used to enable

(when driven Low) or disable (when driven High)

write instructions to the entire memory area or to

the Protection Register.

When Write Control (WC) is tied Low or left

unconnected, the write protection of the first half of

the memory is determined by the status of the

Protection Register.

Figure 4. Maximum RL Value versus Bus Capacitance (CBUS) for an I

2C Bus

AI01665

VCC

CBUS

SDA

MASTER

SCL

CBUS

100

CBUS (pF)

1000

fc = 400kHz

fc = 100kHz

M34E02 bảng dữ liệu(PDF) 5 Page - STMicroelectronics

M34E02 bảng dữ liệu(HTML) 5 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23

bảng dữ liệu tải về

Link URL