CY29973
Document #: 38-07291 Rev. *B
Page 7 of 8
© Cypress Semiconductor Corporation, 2004. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use
of any circuitry other than circuitry embodied in a Cypress Semiconductor product. Nor does it convey or imply any license under patent or other rights. Cypress Semiconductor does not authorize
its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress
Semiconductor products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress Semiconductor against all charges.
Package Drawing and Dimensions
Notes:
10. 50
Ω transmission line terminated into VDD/2.
11. Tpd is specified for a 50MHz input reference. Tpd does not include jitter.
All product and company names mentioned in this document are the trademarks of their respective holders.
tpZL, tpZH Output Enable Time[9](all outputs)
2
–
10
ns
tpLZ, tpHZ Output Disable Time[9](all outputs)
2
–
8
ns
TCCJ
Cycle to Cycle Jitter[9](peak to peak)
–
±100
–
ps
TSKEW
Any Output to Any Output Skew[9,10]
–
250
350
ps
Propagation Delay[10,11] PECL_CLK
–225
–25
175
ps
Tpd
TCLK0
QFB =(³8)
–70
130
330
TCLK1
–130
70
270
AC Electrical Specifications VDD = 2.9V to 3.6V, VDDC = 3.3V ±10%, TA = –40°C to +85°C (continued)[7]
Parameter
Description
Conditions
Min.
Typ.
Max.
Unit
Ordering Information
Part Number
Package Type
Production Flow
CY29973AI
52-pin TQFP
Industrial, –40°C to +85°C
CY29973AIT
52-pin TQFP
Industrial, –40°C to +85°C
52-Lead Thin Plastic Quad Flat Pack (10 x 10 x 1.0 mm) A52B
51-85158-**
Vietnamese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
