AT25SL128A datasheet(20/75 Pages) DIALOG

20 / 75 page

AT25SL128A

DS-AT25SL128A–109K–02/2019

7.5

Read Status Register-1 (05h) and Read Status Register-2 (35h)

The Read Status Register instructions are to read the Status Register. The Read Status Register can be read at any

time (even in program/erase/write Status Register and Write Security Register condition). It is recommended to check

the BUSY bit before sending a new instruction when a Program, Erase, Write Status Register or Write Status Register

operation is in progress.

The instruction is entered by driving CS low and sending the instruction code “05h” for Status Register-1 or “35h” for Status

Register-2 into the SI pin on the rising edge of SCK. The status register bits are then shifted out on the SO pin at the falling

edge of SCK with most significant bit (MSB) first as shown in (Figure 7-4 and Figure 7-5). The Status Register can be read

continuously. The instruction is completed by driving CS high.

Figure 7-4.

Read Status Register Instruction (SPI Mode)

Figure 7-5.

Read Status Register Instruction (QPI Mode)

7.6

Write Status Register (01h)

The Write Status Register instruction is to write only non-volatile Status Register-1 bits (SRP0) and Status Register-

2 bits (QE and SRP1). All other Status Register bit locations are read-only and will not be affected by the Write Status

A Write Enable instruction must previously have been issued prior to setting Write Status Register Instruction (Status

instruction code, and then writing the status register data byte as illustrated in Figure 7-6 and Figure 7-7.

AT25SL128A bảng dữ liệu(PDF) 20 Page - Dialog Semiconductor