 2020 Microchip Technology Inc.

DS20006356A-page 7

DSA400

4.2

LVDS

100 Ω

100 Ω

Load (receiver IC)

FIGURE 4-2:

Typical LVDS Termination Scheme.

If the 100Ω clamping resistor does not exist inside the receiving device, it should be added externally on the PCB and

placed as close as possible to the receiver.

TABLE 4-2:

LVDS OUTPUTS

Parameter

Symbol

Min.

Typ.

Max.

Units

Condition

Output Offset

Voltage

1.125

—

1.46

V

R = 100Ω Differential

Delta Offset

Voltage

—

—

100

mV

—

Peak-to-Peak

Output Swing

—

350

—

mV

Single-Ended

Output

Transition Time

(Note 1)

—

200

—

ps

—

200

—

Frequency

2.3

—

460

MHz

Single Frequency

Output Duty

Cycle

SYM

48

—

52

%

Differential

IO Supply

Current (Note 2)

—

9

12

mA

Per Output at 125 MHz

Period Jitter

—

2.5

—

Integrated

Phase Noise

—

0.28

—

200 kHz to 20 MHz @ 156.25 MHz

—

0.4

—

100 kHz to 20 MHz @ 156.25 MHz

—

1.7

2.0

12 kHz to 20 MHz @156.25 MHz

Note 1: See the Output Waveform section for more information.