LTC4255 datasheet(8/16 Pages) LINER

8 / 16 page

LTC4255

4255f

Figure 2. Current Limit Timing

Figure 3. Open-Circuit Filter Timing

Figure 4. Turn-On Delay

Figure 1. 2-Wire Interface Timing

TEST TI

I G

SCL

SDA

FAULT

4255 F01

VSENSE TO VEE

FAULT

tCL

4255 F02

VSC

VSENSE TO VEE

FAULT

tOCF

4255 F03

VOC

tOD

4255 F04

ACK

STOP BIT

SCL

SDA

GATE

D0: Current Limit Fault Status for Port 1. Logic high

indicates a short-circuit has been detected on Port 1.

D1: Current Limit Fault Status for Port 2. Logic high

indicates a short-circuit has been detected on Port 2.

D2: Current Limit Fault Status for Port 3. Logic high

indicates a short-circuit has been detected on Port 3.

D3: Current Limit Fault Status for Port 4. Logic high

indicates a short-circuit has been detected on Port 4.

D4: Open-Circuit Fault Status for Port 1. Logic high

indicates an open-circuit has been detected on Port 1.

D5: Open-Circuit Fault Status for Port 2. Logic high

indicates an open-circuit has been detected on Port 2.

D6: Open-Circuit Fault Status for Port 3. Logic high

indicates an open-circuit has been detected on Port 3.

D7: Open-Circuit Fault Status for Port 4. Logic high

indicates an open-circuit has been detected on Port 4.

LTC4255 bảng dữ liệu(PDF) 8 Page - Linear Technology

LTC4255 bảng dữ liệu(HTML) 8 Page - Linear Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16

bảng dữ liệu tải về

Link URL