STM32F091CBH6TP datasheet(95/128 Pages) STMICROELECTRONICS

95 / 128 page

DocID026284 Rev 4

95/128

STM32F091xB STM32F091xC

Electrical characteristics

SPI/I2S characteristics

Unless otherwise specified, the parameters given in Table 68 for SPI or in Table 69 for I2S

are derived from tests performed under the ambient temperature, fPCLKx frequency and

supply voltage conditions summarized in Table 24: General operating conditions.

Refer to Section 6.3.14: I/O port characteristics for more details on the input/output alternate

function characteristics (NSS, SCK, MOSI, MISO for SPI and WS, CK, SD for I2S).

Table 67. I2C analog filter characteristics(1)

1. Guaranteed by design, not tested in production.

Symbol

Parameter

Min

Max

Unit

tAF

Maximum width of spikes that are

suppressed by the analog filter

50(2)

2. Spikes with widths below tAF(min) are filtered.

260(3)

3. Spikes with widths above tAF(max) are not filtered

Table 68. SPI characteristics(1)

Symbol

Parameter

Conditions

Min

Max

Unit

fSCK

1/tc(SCK)

SPI clock frequency

Master mode

MHz

Slave mode

tr(SCK)

tf(SCK)

SPI clock rise and fall

time

Capacitive load: C = 15 pF

tsu(NSS)

NSS setup time

Slave mode

4Tpclk

th(NSS)

NSS hold time

Slave mode

2Tpclk + 10

tw(SCKH)

tw(SCKL)

SCK high and low time

Master mode, fPCLK = 36 MHz,

presc = 4

Tpclk/2 -2

Tpclk/2 + 1

tsu(MI)

tsu(SI)

Data input setup time

Master mode

Slave mode

th(MI)

Data input hold time

Master mode

th(SI)

Slave mode

ta(SO)(2)

Data output access time

Slave mode, fPCLK = 20 MHz

3Tpclk

tdis(SO)(3)

Data output disable time

Slave mode

tv(SO)

Data output valid time

Slave mode (after enable edge)

22.5

tv(MO)

Data output valid time

Master mode (after enable edge)

th(SO)

Data output hold time

Slave mode (after enable edge)

11.5

th(MO)

Master mode (after enable edge)

DuCy(SCK)

SPI slave input clock

duty cycle

Slave mode

1. Data based on characterization results, not tested in production.

2. Min time is for the minimum time to drive the output and the max time is for the maximum time to validate the data.

3. Min time is for the minimum time to invalidate the output and the max time is for the maximum time to put the data in Hi-Z

STM32F091CBH6TP bảng dữ liệu(PDF) 95 Page - STMicroelectronics

STM32F091CBH6TP bảng dữ liệu(HTML) 95 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL