S25FL002D0FMAI011 datasheet(16/38 Pages) SPANSION

16 / 38 page

S25FL Family (Serial Peripheral Interface)

30167A+1 June 9, 2004

P r el i m i n a r y

I n fo r m a t i o n

WIP bit: The Write In Progress (WIP) bit indicates whether the memory is busy

with a Write Status Register, Program or Erase cycle. This bit is a read only bit

and is read by executing a RDSR instruction. If this bit is 1, such a cycle is in

progress, if it is 0, no such cycle is in progress.

Write Status Register (WRSR)

The Write Status Register (WRSR) instruction allows new values to be written to

the Status Register. Before it can be accepted, a Write Enable (WREN) instruction

must previously have been executed. After the Write Enable (WREN) instruction

has been decoded and executed, the device sets the Write Enable Latch (WEL).

The Write Status Register (WRSR) instruction is entered by driving Chip Select

(CS#) Low, followed by the instruction code and the data byte on Serial Data

Input (SI).

The instruction sequence is shown in Figure 8.

The Write Status Register (WRSR) instruction has no effect on bits b6, b5, b4, b1

and b0 of the Status Register. Bits b6, b5 and b4 are always read as 0.

Chip Select (CS#) must be driven High after the eighth bit of the data byte has

been latched in. If not, the Write Status Register (WRSR) instruction is not exe-

cuted. As soon as Chip Select (CS#) is driven High, the self-timed Write Status

cycle is in progress, the Status Register may still be read to check the value of

the Write In Progress (WIP) bit. The Write In Progress (WIP) bit is 1 during the

self-timed Write Status Register cycle, and is 0 when it is completed. At some un-

specified time before the cycle is completed, the Write Enable Latch (WEL) is

reset.

The Write Status Register (WRSR) instruction allows the user to change the val-

ues of the Block Protect (BP1, BP0) bits, to define the size of the area that is to

be treated as read-only, as defined in Table 1 and Table 2. The Write Status Reg-

ister (WRSR) instruction also allows the user to set or reset the Status Register

Write Disable (SRWD) bit in accordance with the Write Protect (W#) signal. The

Status Register Write Disable (SRWD) bit and Write Protect (W#) signal allow the

device to be put in the Hardware Protected Mode (HPM). The Write Status Regis-

ter (WRSR) instruction cannot be executed once the Hardware Protected Mode

(HPM) is entered.

Figure 8. Write Status Register (WRSR) Instruction Sequence

High Impedance

MSB

Instruction

Status

CS#

SCK

0 12 3 4 5 6 7 8 9 10 11 12 13 14 15

S25FL002D0FMAI011 bảng dữ liệu(PDF) 16 Page - SPANSION

S25FL002D0FMAI011 bảng dữ liệu(HTML) 16 Page - SPANSION

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38

bảng dữ liệu tải về

Link URL