ASM3X2105AFSR datasheet(2/10 Pages) ALSC

2 / 10 page

October 2003

ASM3X2105A

rev 1.0

Low Frequency EMI Reduction

2 of 10

Notice: The information in this document is subject to change without notice.

ASM3X2105A

XIN /CLK

XOUT

DIV2

VSS

SR0

SSON#

MODOUT

VDD

Pin Configuration

Pin Description

Pin#

Pin Name

Type

Description

XIN/CLK

Crystal connection or external reference frequency input. This pin has dual

functions. It can be connected to either an external crystal or an external

reference clock.

XOUT

Crystal connection. If using an external reference, this pin must be left

unconnected.

DIV2

Digital logic input used to select normal output mode or divide-by-2 output

mode. When this pin is HIGH, the frequency of the output clock is the same

as the input clock frequency. When it is tied LOW, the output frequency is

half the input clock frequency. This pin has an internal pull-up resistor.

VSS

Ground to entire chip.

SR0

Digital logic input used to select Spreading Range (Refer Spread Deviation

Table). This pin has an internal pull-up resistor.

SSON#

Digital logic input used to enable Spread Spectrum function (Active LOW).

Spread Spectrum function enabled when LOW, disabled when HIGH. This

pin has an internal pull-low resistor.

MODOUT

Spread spectrum low EMI output.

VDD

Power supply for the entire chip (5V).

Spread Deviation Table

SR0

Spread Deviation (%)

±1

Reserved

ASM3X2105AFSR bảng dữ liệu(PDF) 2 Page - Alliance Semiconductor Corporation

ASM3X2105AFSR bảng dữ liệu(HTML) 2 Page - Alliance Semiconductor Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10

bảng dữ liệu tải về

Link URL