IS25LP032D-RBLE:P datasheet(63/118 Pages) ISSI

63 / 118 page

IS25LP032D

IS25WP032D

Integrated Silicon Solution, Inc.- www.issi.com

Rev. A12

08/04/2020

8.21 PROGRAM/ERASE SUSPEND & RESUME

The device allows the interruption of Sector Erase, Block Erase, or Page Program operations to conduct other

operations. 75h/B0h command for suspend and 7Ah/30h for resume will be used. (SPI/QPI all acceptable) Function

Suspend to read ready timing (tSUS): 100µs (TYP)

Resume to another suspend timing (tRS): 80µs (TYP)

SUSPEND DURING SECTOR-ERASE OR BLOCK-ERASE (PERSUS 75h/B0h)

The Suspend command allows the interruption of Sector Erase and Block Erase operations. But Suspend command

will be ignored during Chip Erase operation. After the Suspend command, other commands include array read

operation can be accepted.

But Write Status Register command (01h) and Erase instructions are not allowed during Erase Suspend. Also,

array read for being erased sector/block is not allowed.

To execute Erase Suspend operation, the host drives CE# low, sends the Suspend command cycle (75h/B0h),

then drives CE# high. The Function Register indicates that the Erase has been suspended by setting the ESUS bit

from “0” to “1”, but the device will not accept another command until it is ready. To determine when the device will

accept a new command, poll the WIP bit or wait the specified time tSUS. When ESUS bit is

set to “1”, the Write

Enable Latch (WEL) bit

clears to “0”.

SUSPEND DURING PAGE PROGRAMMING (PERSUS 75h/B0h)

The Suspend command also allows the interruption of all array Program operations. After the Suspend command,

other commands include array read operation can be accepted can be accepted.

But Write Status Register instruction (01h) and Program instructions are not allowed during Program Suspend.

Also, array read for being programmed page is not allowed.

To execute the Program Suspend operation, the host drives CE# low, sends the Suspend command cycle

(75h/B0h), then drives CE# high. The Function Register indicates that the programming has been suspended by

setting

the PSUS bit from “0” to “1”, but the device will not accept another command until it is ready. To determine

when the device will accept a new command, poll the WIP bit or wait the specified time tSUS. When PSUS bit is set

to “1”, the Write Enable Latch (WEL) bit clears to “0”.

PROGRAM/ERASE RESUME (PERRSM 7Ah/30h)

The Program/Erase Resume restarts the Program or Erase command that was suspended, and clears the suspend

status bit in the Function Register (ESUS or PSUS bits) to “0”. To execute the Program/Erase Resume operation,

the host drives CE# low, sends the Program/Erase Resume command cycle (7Ah/30h), then drives CE# high. A

cycle is two nibbles long, most significant nibble first. To issue another Erase Suspend operation after Erase

Resume operation, Erase Resume to another Erase Suspend delay (tRS) is required, but it could require longer

Erase time to complete Erase operation.

To determine if the internal, self-timed Write operation completed, poll the WIP bit.

IS25LP032D-RBLE:P bảng dữ liệu(PDF) 63 Page - Integrated Silicon Solution, Inc

IS25LP032D-RBLE:P bảng dữ liệu(HTML) 63 Page - Integrated Silicon Solution, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL