WM8960CGEFLSLASHV datasheet(46/94 Pages) CIRRUS

46 / 94 page

WM8960

Rev 4.4

In order to prevent this click noise, a zero cross function is provided. When enabled, this will cause the

PGA volume to update only when a zero crossing occurs, minimising click noise as shown in Figure

18.

Write Left

Volume

Update

bit = 0

Write

Right

Volume

Update

bit = 1

Left PGA Input

Right PGA Input

Control Interface

Time

Left PGA Output

Right PGA Output

Write Right PGA Volume

with update

Write Left PGA Volume

without update

0dB Gain

6dB Gain

Zero crossings cause

volume updates

Figure 18 Volume Update using Zero Cross Detection

If there is a long period where no zero-crossing occurs, a timeout circuit in the WM8960 will

automatically update the volume. The volume updates will occur between one and two timeout

periods, depending on when the volume update bit is set as shown in Figure 19. The TOEN register

bit must be set to enable this timeout function. The timeout period is set by TOCLKSEL.

Write Left

Volume

Update

bit = 0

Write

Right

Volume

Update

bit = 1

Left PGA Input

Right PGA Input

Control Interface

Time

Left PGA Output

Right PGA Output

Write Right PGA Volume

with update

Write Left PGA Volume

without update

Timeout Counter

Timeout causes

volume update

Zero crossing causes

volume update

No zero crossing

SYSCLK/221 or SYSCLK/219,

depending on TOCLKSEL

Figure 19 Volume Update after Timeout

WM8960CGEFL/V bảng dữ liệu(PDF) 46 Page - Cirrus Logic

WM8960CGEFL/V bảng dữ liệu(HTML) 46 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94

bảng dữ liệu tải về

Link URL