7

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems.

Intersil Corporation’s quality certifications can be viewed at www.intersil.com/design/quality

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without

notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and

reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result

from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com

NOTES:

1. CS1

2. Write is the overlap of CS1

MODE = 1 TRUTH TABLE

SERVICE REQUEST

TRUTH TABLE

CLOCK

CS1

DATA OUT EQUALS

0X

0

0

CS1

or

CS2

Clock

or

CLEAR = 0

0

X

1

Data Latch

X

0

1

Data Latch

1

1

X

Data In

SR = 1

SR = 0

NOTE:

1. CS1

FIGURE 4. MODE = 1 OUTPUT PORT TIMING WAVEFORMS AND TRUTH TABLES

CS1

• CS2

CLOCK

DATA IN

DATA OUT

SR

CLEAR

(NOTE 1)

(NOTE 2)

CDP1852/3, CDP1852C/3