M58LT128GST datasheet(26/98 Pages) STMICROELECTRONICS

26 / 98 page

4 Command Interface

M58LT128GST, M58LT128GSB

26/98

If a Program command is issued during a Block Erase Suspend, then the erase cannot be

resumed until the program operation has completed.

See Appendix C, Figure 21: Program Suspend & Resume Flowchart and Pseudo Code, and

Figure 23: Erase Suspend & Resume Flowchart and Pseudo Code, for flowcharts for using the

Program/Erase Resume command.

4.11.1 Protection Register Program

command

The Protection Register Program command is used to program the user One-Time-

Programmable (OTP) segments of the Protection Register and the two Protection Register

Locks.

The device features 16 OTP segments of 128 bits and one OTP segment of 64 bits, as shown

in Figure 4: Protection Register Map. The segments are programmed one Word at a time.

When shipped all bits in the segment are set to ‘1’. The user can only program the bits to ‘0’.

Two Bus Write cycles are required to issue the Protection Register Program command.

The first bus cycle sets up the Protection

The second latches the address and data to be programmed to the Protection Register

and starts the Program/Erase Controller.

Read operations to the bank being programmed output the Status Register content after the

program operation has started.

Attempting to program a previously protected Protection Register will result in a Status Register

error.

The Protection Register Program cannot be suspended. Dual operations between the

Parameter Bank and the Protection Register memory space are not allowed (see Table 15:

Dual Operation Limitations for details).

The two Protection Register Locks are used to protect the OTP segments from further

modification. The protection of the OTP segments is not reversible. Refer to Figure 4:

Protection Register Map, and Table 8: Protection Register Lock Bits, for details on the Lock bits.

See Appendix C, Figure 24: Protection Register Program Flowchart and Pseudo Code, for a

flowchart for using the Protection Register Program command.

4.12

Set Configuration Register command

The Set Configuration Register command is used to write a new value to the Configuration

Two Bus Write cycles are required to issue the Set Configuration Register command.

The first cycle sets up the Set Configuration Register command and the address

corresponding to the Configuration Register content.

The second cycle writes the Configuration Register data and the confirm command.

The Configuration Register data must be written as an address during the bus write cycles, that

is DQ0 = CR0, DQ1 = CR1, …, DQ15 = CR15. Addresses A0-A22 are ignored.

Read operations output the array content after the Set Configuration Register command is

issued.

M58LT128GST bảng dữ liệu(PDF) 26 Page - STMicroelectronics

M58LT128GST bảng dữ liệu(HTML) 26 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98

bảng dữ liệu tải về

Link URL