CS44800 datasheet(57/81 Pages) CIRRUS

57 / 81 page

DS632PP1

CS44800

1. Convert the decimal integer to binary. This is MSTR_IVOL[7:0].

2. Select the bit representation of the desired 0.25 fractional increment. This is MSTR_FVOL[1:0].

3. Concatenate MSTR_IVOL[7:0]: MSTR_FVOL[1:0] to form a 10-bit binary value.

4. Perform a 2’s complement conversion on all 10 bits.

The upper 8 bits are now the new MSTR_FVOL[7:0] and the two lower bits are MSTR_FVOL[1:0].

To convert from a 2’s complement integer:fraction value to a negative decimal, do the following:

1. Concatenate MSTR_IVOL[7:0]: MSTR_FVOL[1:0] to form a 10-bit binary value.

2. Perform a 2’s complement conversion on all 10 bits.

3. Convert the 10-bit binary number to a decimal value.

4. Divide the decimal value by 4.

MSTR_IVOL[7:0]

MSTR_FVOL(1:0)

Volume Setting

0001 1000

+24.00 dB

0001 0111

+23.50 dB

0000 0001

+1.75 dB

0000 0001

+1.00 dB

0000 0000

+0.25 dB

0000 0000

0 dB

1111 1111

-0.50 dB

1111 1111

-1.00 dB

1111 1110

-1.25 dB

1111 1101

-2.50 dB

1000 0010

-126.00 dB

1000 0001

-126.25 dB

1000 0001

-127.00 dB

Table 7. Master Fractional Volume Settings

CS44800 bảng dữ liệu(PDF) 57 Page - Cirrus Logic

CS44800 bảng dữ liệu(HTML) 57 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81

bảng dữ liệu tải về

Link URL