CS42416 datasheet(9/67 Pages) CIRRUS

9 / 67 page

CS42416

VLS

AOUTA1+

0.1 µF

10 µF

100 µF

0.1 µF

FILT+

0.1 µF

4.7 µF

10 µF

0.1 µF

AOUTA1-

AOUTB1+

AOUTB1-

AOUTA2+

AOUTA2-

AOUTB2+

AOUTB2-

AOUTA3+

AOUTA3-

AOUTB3+

AOUTB3-

MUTEC

DGND DGND

VLC

0.1 µF

SCL/CCLK

SDA/CDOUT

AD1/CDIN

RST

OMCK

ADC_LRCK

REFGND

AD0/CS

INT

RMCK

ADCIN1

ADCIN2

ADC_SDOUT

0.1 µF

AGND

LPFLT

AINL+

AINL-

AINR+

AINR-

GPO1

GPO2

GPO3

GPO4

GPO5

GPO6

GPO7

DAC_SDIN1

ADC_SCLK

DAC_SDIN3

DAC_SDIN2

DAC_LRCK

DAC_SCLK

0.01 µF

0.1 µF

10 µF

+5 V

0.01 µF

+3.3 V to +5 V

10 µF

0.1 µF

0.01 µF

Analog Output Buffer 2

and

Mute Circuit (optional)

Mute

Drive

(optional)

2700 pF*

Left Analog Input

Right Analog Input

Analog

Input

Buffer 1

Analog

Input

Buffer 1

+VA

* Pull up or down as

required on startup if the

Mute Control is used.

Analog Output Buffer 2

and

Mute Circuit (optional)

Analog Output Buffer 2

and

Mute Circuit (optional)

Analog Output Buffer 2

and

Mute Circuit (optional)

Analog Output Buffer 2

and

Mute Circuit (optional)

Analog Output Buffer 2

and

Mute Circuit (optional)

Connect DGND and AGND at single point near Codec

CFILT 3

RFILT 3

CRIP 3

2 k

Ω

2 k

Ω

** Resistors are required for

I2C control port operation

1. See the ADC Input Filter section in the Appendix.

2. See the DAC Output Filter section in the Appendix.

3. See the PLL Filter section in the Appendix.

+1.8 V

to +5.0 V

DVD

Processor

27 MHz

Figure 2. Typical Connection Diagram using the PLL

CS42416

CS42416 bảng dữ liệu(PDF) 9 Page - Cirrus Logic

CS42416 bảng dữ liệu(HTML) 9 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67

bảng dữ liệu tải về

Link URL