CS7666 datasheet(36/42 Pages) CIRRUS

36 / 42 page

CS7666

DS302PP1

SDASEC - Secondary I2C Data Bus, PIN 47.

Secondary I

2C data bus with limited bus mastering capabilities. Used with SCLSEC to read and

write I

2C devices located on the secondary bus. Various devices can be isolated by the CS7666

from the primary I2C bus. The CS7666 will start reading I2C EPROM devices at addresses A0h

after RESET. It will download the EPROM contents into the specified registers inside the

secondary bus devices as well as any CS7666 registers specified in the EPROM entries.

Devices are typically connected to either the primary or the secondary I2C bus. However, the

two busses may be connected together when system design requires the use of EPROM

initialization while at the same allowing direct access to all the camera devices from the

external I2C controller.

SCLSEC - Secondary I

2C Clock, PIN 48.

Secondary I

2C clock with limited bus mastering capabilities. Used with SDASEC to read and

write I2C devices located on the secondary bus. Various devices can be isolated by the CS7666

from the primary I

2C bus. The CS7666 will start reading I2C EPROM devices at addresses A0h

after RESET, and download the EPROM contents into the specified secondary bus registers, as

well as any CS7666 registers specified in the EPROM entries. Devices are typically connected

to either the primary or the secondary I

2C bus. However, the two busses may be connected

together when system design requires the use of EPROM initialization while at the same time

allowing direct access to all the camera devices from the external I2C controller.

4BYTEMODE - Four-byte Mode I

2C Operation Enable, PIN 1.

Places CS7666 in the Four-byte mode for I

2C transactions on the primary I2C bus. Active high.

Digital Video Outputs and Clocking

DOA[9:0] - "A" Channel Digital Output Bits.

CMOS level 10-bit digital video output channel "A." Either YCrCb interleaved digital video

output data, or Y component digital video data is available at this port according to the state of

bit 5 in register 06h. DOA0(LSB) is the least significant bit of channel "A"; DOA9(MSB) is

the most significant bit of channel "A."

DOB[9:0] - "B" Channel Digital Output Bits.

CMOS level 10-bit digital video output channel "B." Either logic "0" in interleaved digital

video output data mode, or CrCb component digital video data is available at this port

according to the state of bit 5 in register 06h. DOB0(LSB) is the least significant bit of channel

"B;" DOB9(MSB) is the most significant bit of channel "B."

CS7666 bảng dữ liệu(PDF) 36 Page - Cirrus Logic

CS7666 bảng dữ liệu(HTML) 36 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42

bảng dữ liệu tải về

Link URL