CS4364 datasheet(31/50 Pages) CIRRUS

31 / 50 page

DS619A1

CS4364

3.14.3

SPI™ Mode

In SPI mode, data is clocked into the serial control data line, CDIN, by the serial control port clock, CCLK

(see Figure 25 for the clock to data relationship). There is no AD0 pin. Pin CS is the chip select signal and

is used to control SPI writes to the control port. When the device detects a high to low transition on the

AD0/CS pin after power-up, SPI mode will be selected. All signals are inputs and data is clocked in on the

rising edge of CCLK.

3.14.3.1 SPI Write

To write to the device, follow the procedure below while adhering to the control port Switching Specifica-

tions in Section 2.

Bring CS low.

The address byte on the CDIN pin must then be 00110000.

Write to the memory address pointer, MAP. This byte points to the register to be written.

Write the desired data to the register pointed to by the MAP.

If the INCR bit (see Section 3.14.1) is set to 1, repeat the previous step until all the desired registers

are written, then bring CS high.

If the INCR bit is set to 0 and further SPI writes to other registers are desired, it is necessary to bring

CS high, and follow the procedure detailed from step 1. If no further writes to other registers are de-

sired, bring CS high.

3.15

Memory Address Pointer (MAP)

3.15.1

INCR (Auto Map Increment Enable)

Default = ‘0’

0 - Disabled

1 - Enabled

3.15.2

MAP4-0 (Memory Address Pointer)

Default = ‘00000’

76543210

INCR

Reserved

MAP4

MAP3

MAP2

MAP1

MAP0

00000000

MAP

MSB

LSB

DATA

byte 1

byte n

R/W

M AP = M em ory Address Pointer

ADDRESS

CHIP

CDIN

CCLK

0011000

Figure 25. Control Port Timing, SPI Mode

CS4364 bảng dữ liệu(PDF) 31 Page - Cirrus Logic

CS4364 bảng dữ liệu(HTML) 31 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50

bảng dữ liệu tải về

Link URL