DP8418 datasheet(8/28 Pages) NSC

8 / 28 page

Mode Features Summary

4 modes of operation 2 access and 2 refresh

Automatic or external control selected by the user

Auto access mode provides RAS

row to column

change and then CAS automatically

Choice between two different values of tRAH in auto-ac-

cess mode

CAS controlled independently in external control mode

allowing for nibble mode accessing

Automatic refreshing can make refreshes transparent to

the system

CAS is inhibited during refresh cycles

DP8419 Mode Descriptions

MODE 0 – EXTERNALLY CONTROLLED REFRESH

Figure 2 shows the Externally Controlled Refresh timing In

this mode the refresh counter contents are multiplexed to

the address outputs All RAS outputs are enabled to follow

RASIN so that the row address indicated by the refresh

counter is refreshed in all DRAM banks when RASIN goes

low The refresh counter increments when RASIN goes

high RFSH should be held low at least until RASIN goes

high (they may go high simultaneously) so that the refresh

address remains valid and all RAS outputs remain enabled

throughout the refresh

A burst refresh may be performed by holding RFSH low and

toggling RASIN until all rows are refreshed It may be useful

in this case to reset the refresh counter just prior to begin-

ning the refresh The refresh counter resets to all zeroes

when RFIO is pulled low by an external gate The refresh

counter always counts to 511 before rolling over to zero If

there are 128 or 256 rows being refreshed then Q7 or Q8

respectively going high may be used as an end-of-burst

indicator

In order that the refresh address is valid on the address

outputs prior to the RAS lines going low RFSH must go low

before RASIN The setup time required is given by tRFLRL in

the Switching Characteristics This parameter may be ad-

justed using

Figure 10 for loading conditions other than

those specified

TABLE III DP8419 Mode Select Options

Mode

(RFSH) M2

Mode of Operation

Externally Controlled Refresh

Auto Refresh – Forced

Externally Controlled Access

Auto Access (Hidden Refresh)

DP8418 bảng dữ liệu(PDF) 8 Page - National Semiconductor (TI)

DP8418 bảng dữ liệu(HTML) 8 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28

bảng dữ liệu tải về

Link URL