WM8771FV datasheet(19/44 Pages) WOLFSON

19 / 44 page

Product Preview

WM8771

PP Rev 2.0 December 2001

RIGHT JUSTIFIED MODE

In right justified mode, the LSB of DIN1/2/3/4 is sampled by the WM8771 on the rising edge of BCLK

preceding a DACLRC transition. The LSB of the ADC data is output on DOUT and changes on the

falling edge of BCLK preceding an ADCLRC transition and may be sampled on the rising edge of

BCLK. ADCLRC and DACLRC are high during the left samples and low during the right samples

(Figure 12).

LEFT CHANNEL

RIGHT CHANNEL

DACLRC/

ADCLRC

BCLK

DIN1/2/3/4/

DOUT

1/fs

n-2 n-1

LSB

MSB

n-2 n-1

LSB

MSB

Figure 12 Right Justified Mode TIming Diagram

I2S MODE

In I2S mode, the MSB of DIN1/2/3/4 is sampled by the WM8771 on the second rising edge of BCLK

following a DACLRC transition. The MSB of the ADC data is output on DOUT and changes on the

first falling edge of BCLK following an ADCLRC transition and may be sampled on the rising edge of

BCLK. ADCLRC and DACLRC are low during the left samples and high during the right samples.

LEFT CHANNEL

RIGHT CHANNEL

DACLRC/

ADCLRC

BCLK

DIN1/2/3/4/

DOUT

1/fs

n-2 n-1

LSB

MSB

n-2 n-1

LSB

MSB

1 BCLK

Figure 13 I2S Mode TIming Diagram

WM8771FV bảng dữ liệu(PDF) 19 Page - Wolfson Microelectronics plc

WM8771FV bảng dữ liệu(HTML) 19 Page - Wolfson Microelectronics plc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44

bảng dữ liệu tải về

Link URL