S-8211CDM-I6T1U datasheet(19/43 Pages) ABLIC

19 / 43 page

BATTERY PROTECTION IC FOR 1-CELL PACK

Rev.7.7_03

S-8211C Series

16. Discharge overcurrent detection delay time

(Test condition 10, test circuit 5)

Discharge overcurrent detection delay time (tDIOV) is the time needed for VDO to go to "L" after the voltage V2

momentarily increases (within 10

s) from 0 V to 0.35 V under the set conditions of V1 = 3.5 V, V2 = 0 V.

17. Load short-circuiting detection delay time

(Test condition 10, test circuit 5)

Load short-circuiting detection delay time (tSHORT) is the time needed for VDO to go to "L" after the voltage V2

momentarily increases (within 10

s) from 0 V to 1.6 V under the set conditions of V1 = 3.5 V, V2 = 0 V.

18. Charge overcurrent detection delay time

(Test condition 10, test circuit 5)

Charge overcurrent detection delay time (tCIOV) is the time needed for VCO to go to "L" after the voltage V2

momentarily decreases (within 10

s) from 0 V to  0.3 V under the set conditions of V1 = 3.5 V, V2 = 0 V.

19. 0 V battery charge starting charger voltage (0 V battery charge function "available")

(Test condition 11, test circuit 2)

The 0 V battery charge starting charger voltage (V0CHA) is defined as the voltage between the VDD pin and VM pin at

which VCO goes to "H" (VVM  0.1 V or higher) when the voltage V2 is gradually decreased from the starting condition

of V1 = V2 = 0 V.

20. 0 V battery charge inhibition battery voltage (0 V battery charge function "unavailable")

(Test condition 12, test circuit 2)

The 0 V battery charge inhibition battery voltage (V0INH) is defined as the voltage between the VDD pin and VSS pin

at which VCO goes to "H" (VVM  0.1 V or higher) when the voltage V1 is gradually increased from the starting

conditions of V1 = 0 V, V2 =

4 V.

S-8211CDM-I6T1U bảng dữ liệu(PDF) 19 Page - ABLIC Inc.