| công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
STR720 bảng dữ liệu(PDF) 210 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STR720 bảng dữ liệu(HTML) 210 Page - STMicroelectronics |
|
210 / 401 page ![]() STR720 - CONTROLLER AREA NETWORK (CAN) 210/401 18.5.1 CAN Interface Reset State After the hardware reset, the CAN Peripheral registers hold the reset values given in the register descriptions below. Additionally the busoff state is reset and the output CAN_TX is set to recessive (HIGH). The value 0x0001 (Init = ‘1’) in the CAN Control Register enables the software initialization. The CAN Peripheral does not influence the CAN bus until the CPU resets the Init bit to ‘0’. The data stored in the Message RAM is not affected by a hardware reset. After powering on, the contents of the Message RAM are undefined. 18.5.2 CAN Protocol Related Registers These registers are related to the CAN protocol controller in the CAN Core. They control the operating modes and the configuration of the CAN bit timing and provide status information. Interrupt Pending Registers 1 & 2 (CAN_IPnR) 140h (CAN_IP1R), 144h (CAN_IP2R) 0000 0000h Message Valid Registers 1 & 2 (CAN_MVnR) 160h (CAN_MV1R), 164h (CAN_MV2R) 0000 0000h Table 48. CAN Registers Register Name Address Offset Reset Value 1 |
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |