| công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
STR720 bảng dữ liệu(PDF) 158 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STR720 bảng dữ liệu(HTML) 158 Page - STMicroelectronics |
|
158 / 401 page ![]() STR720 - REAL TIME CLOCK (RTC) 158/401 14.4.1 Register map RTC registers are mapped as 16 bit addressable registers as described in the table below: Refer to Table 21 on page 50 for the base address. 14.5 Programming considerations RTC configuration procedure can be described by the following steps: 1. Reading RTOFF until its value is ‘1. 2. Writing CNF control bit at ‘1’. 3. Writing one or more RTC registers. 4. Writing CNF control bit at ‘0’, along with any other required RTCCR change. 5. Read back updated register for confirmation. The writing operation actually takes effect only when CNF bit is written back to ‘0’ and it needs at least 2 cycles of CLK_AF to be terminated. During those 2 CLK_AF cycles, all RTC registers are updated simultaneously, so the sequence used to write them during the configuration phase is not relevant. There are no particular constraints about the total length of configuration procedure, as the actual update of the registers happens only when CNF bit is reset to ‘0’. Note The configuration procedure described above should be executed by a routine located in internal RAM so to avoid any possible interaction between RTC register update and the board noise induced by external memory access, especially when the code is executed from external SDRAM memory. RTC register update sequence is quite sensitive to noise induced on the clock oscillator, and unexpected reset of RTOFF bit could occur if such interaction happens. In this case resetting RTC block by using RTCRST pin will restore normal RTC operations. It is important to consider that once CNF bit is reset to ‘0’ and the actual update begins, none of the RTC registers can be modified, RTCCR included, until the update terminates (RTOFF becomes ‘1’ again). Since this period of time is quite long in terms of CPU clock periods (it is Table 40. RTC Register Map Addr. Offset Register Name 15 14 13 12 11 10 98 765432 10 0 RTCCR Reserved GEN PEREN AEN Res.. Reserved RT OFF CNF GIR PERIR AIR Res.. 4 RTCCNT_L CNT_L 8 RTCCNT_M CNT_M C RTCCNT_H CNTH 10 RTCA_L ALARM_L 14 RTCA_M ALARM_M 18 RTCA_H ALARM_H 1C RTCP_L PERIOD_L 20 RTCP_H Reserved PERIOD_H 1 |
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |