LXT975BHC datasheet(25/74 Pages) INTEL

25 / 74 page

Fast Ethernet 10/100 Quad Transceivers — LXT974/LXT975

Datasheet

MII Interrupts

The LXT974/975 provides interrupt signals in two ways. The MDIO interrupt reflects the interrupt

status of each port addressed by the read. Details are shown in Figure 10.

Setting bit 17.1 = 1 on all four ports, enables global interrupts using the MDINT pin. An active

Low on this pin indicates a status change on the LXT974/975. Interrupts may be caused by:

• Link status change

• Auto-negotiation complete

• Full-duplex status change

• Jabber detect

2.2.3

Hardware Control Interface

The Hardware Control Interface is used to configure operating characteristics of the LXT974/975.

When MDDIS is Low, this interface provides initial values for the MDIO registers, and then

passes control to the MDIO Interface. When MDDIS is High, this interface provides continuous

control over the LXT974/975.

Figure 8. Management Interface - Read Frame Structure

Figure 9. Management Interface - Write Frame Structure

MDC

MDIO

(Read)

32 "1"s

011

Preamble

SFD

Op Code

PHY Address

Turn

Around

D15

D14

Data

Idle

Write

Read

D15

D14

Idle

MDC

MDIO

(Write)

32 "1"s

Preamble

SFD

Op Code

PHY Address

Turn

Around

D15

D14

Data

Idle

Write

Figure 10. MDIO Interrupt Signaling

MDC

MDIO

Interrupt

Turn

Around

Idle

INT

Read Data

Sourced by PHY

MDIO FRAME

LXT975BHC bảng dữ liệu(PDF) 25 Page - Intel Corporation

LXT975BHC bảng dữ liệu(HTML) 25 Page - Intel Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74

bảng dữ liệu tải về

Link URL