| công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
WM8802 bảng dữ liệu(PDF) 30 Page - Wolfson Microelectronics plc |
|
|
|||||||||||||||||||||||||||||
WM8802 bảng dữ liệu(HTML) 30 Page - Wolfson Microelectronics plc |
|
30 / 65 page ![]() WM8802 Product Preview w PP Rev 1.1 April 2004 30 RDATA Output starts from the RLRCK edge immediately after RERR flag is lowered RERR Internal clock signal RLRCK Data 45 ms to 300 ms OK Figure 21 Internal Lock Signal CHANNEL STATUS OUTPUT DATA CATEGORY SPECIFICATION BIT 1 OUTPUT ( AUDIO ) The AUDIO pin outputs bit 1 of the channel status indicating that the input bi-phase data is PCM audio data. AUDIO status is immediately output upon detection of RERR even during High output. An output ORed with IEC61937 or the DTS-CD/LD detection flag is also possible with AOSEL. AUDIO OUTPUT CONDITIONS 0 PCM audio data (CS bit 1 = Low) 1 Non-audio data (CS bit 1 = High Table 12 AUDIO Output EMPHASIS INFORMATION OUTPUT (EMPHA) The EMPHA pin output indicates that the signal has the presence or absence of 50/15 µs emphasis for consumer and broadcast studio. EMPHA status is immediately output upon detection of RERR even during High output. EMPHA OUTPUT CONDITIONS 0 No pre-emphasis 1 50/15 µs pre-emphasis Table 13 EMPHA Output |
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |