công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

EVAL-AD4111SDZ bảng dữ liệu(PDF) 49 Page - Analog Devices

tên linh kiện EVAL-AD4111SDZ
Giải thích chi tiết về linh kiện  Single Supply, 24-Bit, Sigma-Delta ADC
PDF  59 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  AD [Analog Devices]
Trang chủ  http://www.analog.com
Logo AD - Analog Devices

EVAL-AD4111SDZ bảng dữ liệu(HTML) 49 Page - Analog Devices

Back Button EVAL-AD4111SDZ Datasheet HTML 45Page - Analog Devices EVAL-AD4111SDZ Datasheet HTML 46Page - Analog Devices EVAL-AD4111SDZ Datasheet HTML 47Page - Analog Devices EVAL-AD4111SDZ Datasheet HTML 48Page - Analog Devices EVAL-AD4111SDZ Datasheet HTML 49Page - Analog Devices EVAL-AD4111SDZ Datasheet HTML 50Page - Analog Devices EVAL-AD4111SDZ Datasheet HTML 51Page - Analog Devices EVAL-AD4111SDZ Datasheet HTML 52Page - Analog Devices EVAL-AD4111SDZ Datasheet HTML 53Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 49 / 59 page
background image
Data Sheet
AD4111
Rev. A | Page 49 of 59
Bits
Bit Name
Settings
Description
Reset
Access
[3:0]
Channel
These bits indicate which channel was active for the ADC conversion
whose result is currently in the data register. This may be different from
the channel currently being converted. The mapping is a direct map from
the channel register. Therefore, Channel 0 results in 0x0 and Channel 15
results in 0xF.
0x0
R
0000
Channel 0.
0001
Channel 1.
0010
Channel 2.
0011
Channel 3.
0100
Channel 4.
0101
Channel 5.
0110
Channel 6.
0111
Channel 7.
1000
Channel 8.
1001
Channel 9.
1010
Channel 10.
1011
Channel 11.
1100
Channel 12.
1101
Channel 13.
1110
Channel 14.
1111
Channel 15.
ADC MODE REGISTER
Address: 0x01, Reset: 0x2000, Name: ADCMODE
The ADC mode register controls the operating mode of the ADC and the master clock selection. A write to the ADC mode register resets
the filter and the RDY bits and starts a new conversion or calibration.
Table 26. Bit Descriptions for ADCMODE
Bits
Bit Name
Settings
Description
Reset
Access
15
REF_EN
Enables internal reference and outputs a buffered 2.5 V to the REFOUT pin.
0x0
RW
0
Disabled.
1
Enabled.
14
Reserved
This bit is reserved. Set this bit to 0.
0x0
RW
13
SING_CYC
This bit can be used when only a single channel is active to set the ADC to
only output at the settled filter data rate.
0x1
RW
0
Disabled.
1
Enabled.
[12:11]
Reserved
These bits are reserved. Set these bits to 0.
0x0
R
[10:8]
Delay
These bits allow a programmable delay to be added after a channel switch
to allow the settling of external circuitry before the ADC starts processing
its input.
0x0
RW
000
0 µs.
001
32 µs.
010
128 µs.
011
320 µs.
100
800 µs.
101
1.6 ms.
110
4 ms.
111
8 ms.
7
Reserved
This bit is reserved. Set this bit to 0.
0x0
R



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com