MP7612AP datasheet(8/20 Pages) EXAR

8 / 20 page

MP7612

Rev. 3.00

The MP7612 is equipped with a serial data (3-wire standard)

µ-processor logic interface to reduce pin count, package size,

and board wire (space). If the LD signal is high, the CLK signal

loads the digital input bits (SDI) into the shift register (4 bits ad-

dress A3 to A0 plus 12 bits data DB11 to DB0 for the MP7612).

The LD signal going low loads the data into the selected DAC.

The LD signal going low also disables the serial data (SDI), out-

put (SDO 3-stated) and the CLK input. This design tremen-

dously reduces digital noise and glitch transients into the DACs

due to free running CLK and SDI. Note also that the preset sig-

nal (RST) resets all analog outputs to 0 volt regardless of digital

inputs.

DAC 0

DAC 1

DAC 2

DAC 3

DAC 4

DAC 5

DAC 6

DAC 7

Function

CLK

RST

Shift Data In

and Out

→1

Repeat

Load DACs

→0

Reset all DACs

to 0 V

No Operation

Table 1. Digital Function Truth Table

Serial In/Serial Out

→0

SDI

Data Input

Valid

SDO

Data Output

Valid

Hi-Z

No Operation

Stop Shifting

Data In and

Out

Hi-Z

No Operation

Note: For timing information see Electrical Characteristics

MP7612AP bảng dữ liệu(PDF) 8 Page - Exar Corporation

MP7612AP bảng dữ liệu(HTML) 8 Page - Exar Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20

bảng dữ liệu tải về

Link URL