công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

Preview PDF HTML

HY27LF161G2M-VIP bảng dữ liệu(PDF) 21 Page - Hynix Semiconductor

tên linh kiện HY27LF161G2M-VIP
Giải thích chi tiết về linh kiện  1Gbit (128Mx8bit / 64Mx16bit) NAND Flash Memory
PDF  48 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  HYNIX [Hynix Semiconductor]
Trang chủ  http://www.skhynix.com/kor/main.do
Logo HYNIX - Hynix Semiconductor

HY27LF161G2M-VIP bảng dữ liệu(HTML) 21 Page - Hynix Semiconductor

Back Button HY27LF161G2M-VIP Datasheet HTML 17Page - Hynix Semiconductor HY27LF161G2M-VIP Datasheet HTML 18Page - Hynix Semiconductor HY27LF161G2M-VIP Datasheet HTML 19Page - Hynix Semiconductor HY27LF161G2M-VIP Datasheet HTML 20Page - Hynix Semiconductor HY27LF161G2M-VIP Datasheet HTML 21Page - Hynix Semiconductor HY27LF161G2M-VIP Datasheet HTML 22Page - Hynix Semiconductor HY27LF161G2M-VIP Datasheet HTML 23Page - Hynix Semiconductor HY27LF161G2M-VIP Datasheet HTML 24Page - Hynix Semiconductor HY27LF161G2M-VIP Datasheet HTML 25Page - Hynix Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 48 page
background image
Rev 0.7 / Apr. 2005
21
Preliminary
HY27UF(08/16)1G2M Series
HY27SF(08/16)1G2M Series
1Gbit (128Mx8bit / 64Mx16bit) NAND Flash
Parameter
Symbol
1.8Volt
3.3Volt
Unit
Min
Max
Min
Max
CLE Setup time
tCLS
5(2)
5(2)
ns
CLE Hold time
tCLH
15(2)
15(2)
ns
CE# setup time
tCS
00
ns
CE# hold time
tCH
10
10
ns
WE# pulse width
tWP
40(2)
40(2)
ns
ALE setup time
tALS
5(2)
5(2)
ns
ALE hold time
tALH
15(2)
15(2)
ns
Data setup time
tDS
25(2)
25(2)
ns
Data hold time
tDH
15
15
ns
Write Cycle time
tWC
60(2)
60(2)
ns
WE# High hold time
tWH
20
20
ns
ALE to Data Loading time
tADL
100
100
ns
Data Transfer from Cell to register
tR
27(2)
27(2)
us
ALE to RE# Delay (ID Read)
tAR
10
10
ns
CLE to RE# Delay
tCLR
10
10
ns
Ready to RE# Low
tRR
20
20
ns
RE# Pulse Width
tRP
25(2)
25(2)
ns
WE# High to Busy
tWB
100
100
ns
Read Cycle Time
tRC
60(2)
60(2)
ns
RE# Access Time
tREA
30
30
ns
RE# High to Output High Z
tRHZ
30
30
ns
CE# High to Output High Z
tCHZ
20
20
ns
RE or CE High to Output hold
tOH
15
15
ns
RE# High Hold Time
tREH
30(2)
30(2)
ns
Output High Z to RE# low
tIR
00
ns
CE# Access Time
tCEA
45
45
ns
WE# High to RE# low
tWHR
60
60
ns
Device Resetting Time
(Read / Program / Erase)
tRST
5/10/500(1)
5/10/500(1)
us
Table 13: AC Timing Characteristics
NOTE:
1. If Reset Command (FFh) is written at Ready state, the device goes into Busy for maximum 5us
2. These parameters are applied to the errata.
3. tADL is the time from the WE# rising edge of final address cycle to the WE# rising edge of first data cycle.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com