GD25LE80C datasheet(26/68 Pages) GIGADEVICE

26 / 68 page

1.8V Uniform Sector

Dual and Quad Serial Flash

GD25LE80C

7.14 Quad Page Program (32H)

The Quad Page Program command is for programming the memory using four pins: IO0, IO1, IO2, and IO3. To use Quad

Page Program the Quad enable in status register Bit9 must be set (QE=1). A Write Enable (WREN) command must

previously have been executed to set the Write Enable Latch (WEL) bit before sending the Page Program command. The

quad Page Program command is entered by driving CS# Low, followed by the command code (32H), three address Bytes

and at least one data Byte on IO pins.

The command sequence is shown below. If more than 256 Bytes are sent to the device, previously latched data are

discarded and the last 256 data Bytes are guaranteed to be programmed correctly within the same page. If less than 256

data Bytes are sent to device, they are correctly programmed at the requested addresses without having any effects on the

other Bytes of the same page. CS# must be driven high after the eighth bit of the last data Byte has been latched in;

otherwise the Quad Page Program (PP) command is not executed.

As soon as CS# is driven high, the self-timed Quad Page Program cycle (whose duration is tPP) is initiated. While the Quad

Page Program cycle is in progress, the Status Register may be read to check the value of the Write In Progress (WIP) bit.

The Write in Progress (WIP) bit is 1 during the self-timed Quad Page Program cycle, and is 0 when it is completed. At some

unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset.

A Quad Page Program command applied to a page which is protected by the Block Protect (BP4, BP3, BP2, BP1, and BP0)

is not executed.

Figure 17.Quad Page Program Sequence Diagram

Command

32H

CS#

SCLK

9 10

28 29 30 31

23 22 21

24-bit address

32 33 34 35

MSB

36 37 38 39

SI(IO0)

SO(IO1)

WP#(IO2)

HOLD#(IO3)

Byte1 Byte2

CS#

SCLK

SI(IO0)

SO(IO1)

WP#(IO2)

HOLD#(IO3)

42 43 44 45

46 47

50 51 52 53

54 55

Byte11

Byte12

Byte253

Byte256

GD25LE80C bảng dữ liệu(PDF) 26 Page - GigaDevice Semiconductor (Beijing) Inc.

GD25LE80C bảng dữ liệu(HTML) 26 Page - GigaDevice Semiconductor (Beijing) Inc.

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68

bảng dữ liệu tải về

Link URL