PCD6003H datasheet(62/96 Pages) PHILIPS

62 / 96 page

2001 Apr 17

Philips Semiconductors

Product speciﬁcation

Digital telephone answering machine chip

PCD6003

13.2.1

VOLUME CONTROL REGISTERS (CDVC1 AND CDVC2)

The Volume Control Registers are identical and both are reset to 00H. Table 54 is relevant to both registers.

Table 53 Volume Control Register 1 (SFR address BBH); Volume Control Register 2 (SFR address BCH)

Table 54 Digital-to-analog gain values

Note

1. In these gain values the

−4 dB digital gain (software DSP output port gain of −2 dB and DNS path gain of −2 dB) is

not included as in previous PCD600x data sheets.

13.2.2

DATA CONTROL REGISTER (DTCON)

Table 55 Data Control Register (SFR address C7H), reset state 00H

Table 56 Analog-to-digital gain values

Notes

1. The 3.14 dB digital gain of DDF hardware block is not included here. The nominal values given in this table are

rounded for naming convention. See Section 17.5 for exact typical/maximum gain specifications.

2. System application should be such that the maximum line input signal level does not exceed the specified value to

avoid distortion (see Section 17.5 for maximum input level specifications). At a maximum line input level of

−37 dBm

full-scale control the internal ADC can still be achieved by a maximum gain setting of 35 dB.

3. System application should be such that the maximum differential microphone input signal level does not exceed the

specified value to avoid distortion (see Section 17.5 for maximum input level specifications). At a maximum

microphone input level of

−52 dBm full-scale control the internal ADC can still be achieved by a maximum gain setting

of 50 dB. The high dynamic range of the ADC allows for additional digital gain up to 30 dB by the DSP.

4. If the HI_GAIN1/LO_GAIN2 bit is set to logic 1, the value of bit 3 of CDVC1/2 and AMP_EN is overruled and the gain

will be +35 dB for CODEC1 and +7 dB for CODEC2.

76543210

D/A.1

D/A.0

spare

A/D

spare

CDVC1[7:4]/CDVC2[7:4]

DIGITAL-TO-ANALOG GAIN FOR CODEC1 AND CODEC2(1)

00XX

−12 dB

01XX

−6dB

10XX

0 dB

11XX

+6 dB

76543210

spare

HI_GAIN1

LINESEL

spare

AMP_ENA

LO_GAIN2

spare

CODEC1 analog-to-digital gain and channel selection

CODEC2 analog-to-digital gain

CDVC1[3:0]/CDVC2

[3:0]

ANALOG-TO-DIGITAL GAIN(1)

CODEC1 (LINE)(2)

CODEC2 (MIC)(3)

HI_GAIN1 (LINE)/LO_GAIN2 (MIC)

AMP_ENA = 0 AMP_ENA = 1

0XXX

7 dB

23 dB

38 dB

HI_GAIN1/LO_GAIN2 = 0(4)

1XXX

23 dB

35 dB

50 dB

XXXX

35 dB

7 dB

HI_GAIN1/LO_GAIN2 = 1(4)

PCD6003H bảng dữ liệu(PDF) 62 Page - NXP Semiconductors

PCD6003H bảng dữ liệu(HTML) 62 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96

bảng dữ liệu tải về

Link URL