DLP2000AFQC datasheet(10/40 Pages) TI1

10 / 40 page

DLP2000

DLPS140 – APRIL 2019

www.ti.com

Product Folder Links: DLP2000

Submit Documentation Feedback

(1)

Refer to Figure 2 and Figure 3.

(2)

Refer to Figure 4 and Figure 5.

6.7 Timing Requirements

MIN

NOM

MAX

UNIT

Rise time (1)

20% to 80% DCLK

2.5

Fall time (1)

80% to 20% DCLK

2.5

Rise time (2)

20% to 80% DATA(11:0), SCTRL,

LOADB

2.5

Fall time (2)

80% to 20% DATA(11:0), SCTRL,

LOADB

2.5

Cycle time (1)

50% to 50% DCLK

12.5

16.67

Pulse duration (1)

50% to 50% DCLK

Pulse duration low (1)

50% to 50% LOADB

Pulse duration high (1)

50% to 50% DRC_STROBE

tsu

Setup time (1)

DATA(11:0) before rising or falling edge

of DCLK

tsu

Setup time (1)

SCTRL before rising or falling edge of

DCLK

tsu

Setup time (1)

LOADB low before rising edge of DCLK

tsu

Setup time (2)

SAC_BUS low before rising edge of

DCLK

tsu

Setup time (2)

DRC_BUS high before rising edge of

DCLK

tsu

Setup time (1)

DRC_STROBE high before rising edge

of DCLK

Hold time (1)

DATA(11:0) after rising or falling edge of

DCLK

Hold time (1)

SCTRL after rising or falling edge of

DCLK

Hold time (1)

LOADB low after falling edge of DCLK

Hold time (2)

SAC_BUS low after rising edge of DCLK

Hold time (2)

DRC_BUS after rising edge of DCLK

Hold time (1)

DRC_STROBE after rising edge of

DCLK

DLP2000AFQC bảng dữ liệu(PDF) 10 Page - Texas Instruments

DLP2000AFQC bảng dữ liệu(HTML) 10 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40

bảng dữ liệu tải về

Link URL