CS42406 datasheet(30/50 Pages) CIRRUS

30 / 50 page

CS42406

DS614PP5

4. APPLICATIONS

4.1

Single, Double, and Quad-Speed Modes

4.1.1

ADC Serial Port

The ADC’s internal to the CS42406 can support output sample rates from 2 kHz to 200 kHz, and a base

MCLK/ADC_LRCK ratio of either 256x or 384x. The proper speed mode can be determined by the desired

output sample rate and the external MCLK/ADC_LRCK ratio, as shown in Table 1 and Table 2. Please

see section 4.2 for a discussion on how to select the desired speed mode.

* Quad-Speed Mode, 64x only available in Master Mode.

Table 1. ADC Speed Modes and the Associated Output Sample Rates (Fs) for 256x Mode

* Quad Speed Mode, 96x only available in Master Mode.

Table 2. ADC Speed Modes and the Associated Output Sample Rates (Fs) for 384x Mode

4.1.2

DAC Serial Port

4.1.2a

Stand Alone Mode

The DAC’s internal to the CS42406 operate in one of four operational modes determined by the DAC_Mx

pins when in Stand Alone Mode. Sample rates outside the specified range for each mode are not support-

ed. Refer to Table 3.

Speed Mode

MCLK /

ADC_LRCK Ratio

ADC_SCLK /

ADC_LRCK Ratio

Output Sample Rate Range (kHz)

Single-Speed Mode

512x

32x, 48x, 64x

43 - 50

256x

32x, 48x, 64x

2 - 50

Double-Speed Mode

256x

32x, 48x, 64x

86 - 100

128x

32x, 48x, 64x

50 - 100

Quad-Speed Mode

128x

32x, 48x, 64x

172 - 200

64x*

64x

100 - 200

Speed Mode

MCLK/ADC_LRCK

Ratio

ADC_SCLK/ADC_

LRCK Ratio

Output Sample Rate Range (kHz)

Single-Speed Mode

768x

32x, 48x, 64x

43 - 50

384x

32x, 48x, 64x

2 - 50

Double-Speed Mode

384x

32x, 48x

86 - 100

192x

32x, 48x

50 - 100

Quad-Speed Mode

192x

32x, 48x

172 - 200

96x*

48x

100 - 200

CS42406 bảng dữ liệu(PDF) 30 Page - Cirrus Logic

CS42406 bảng dữ liệu(HTML) 30 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50

bảng dữ liệu tải về

Link URL