LTC2616CDD datasheet(13/20 Pages) LINER

13 / 20 page

LTC2606/LTC2616/LTC2626

26061626f

power supply and can be obtained from the I2C specifica-

tions. For an I2C bus operating in the fast mode, an active

pull-up will be necessary if the bus capacitance is greater

than 200pF.

The LTC2606/LTC2616/LTC2626 are receive-only (slave)

devices. The master can write to the LTC2606/LTC2616/

LTC2626. The LTC2606/LTC2616/LTC2626 do not re-

spond to a read from the master.

The START (S) and STOP (P) Conditions

When the bus is not in use, both SCL and SDA must be

high. A bus master signals the beginning of a communica-

tion to a slave device by transmitting a START condition.

A START condition is generated by transitioning SDA from

high to low while SCL is high.

When the master has finished communicating with the

slave, it issues a STOP condition. A STOP condition is

generated by transitioning SDA from low to high while SCL

is high. The bus is then free for communication with

another I2C device.

Acknowledge

The Acknowledge signal is used for handshaking between

the master and the slave. An Acknowledge (active LOW)

generated by the slave lets the master know that the latest

byte of information was received. The Acknowledge re-

lated clock pulse is generated by the master. The master

releases the SDA line (HIGH) during the Acknowledge

clock pulse. The slave-receiver must pull down the SDA

bus line during the Acknowledge clock pulse so that it

remains a stable LOW during the HIGH period of this clock

pulse. The LTC2606/LTC2616/LTC2626 respond to a

write by a master in this manner. The LTC2606/LTC2616/

LTC2626 do not acknowledge a read (retains SDA HIGH

during the period of the Acknowledge clock pulse).

Chip Address

The state of CA0, CA1 and CA2 decides the slave address

of the part. The pins CA0, CA1 and CA2 can be each set to

any one of three states: VCC, GND or float. This results in

27 selectable addresses for the part. The slave address

assignments are shown in Table 1.

OPERATIO

Power-On Reset

The LTC2606/LTC2616/LTC2626 clear the outputs to

zero scale when power is first applied, making system

initialization consistent and repeatable. The LTC2606-1/

LTC2616-1/LTC2626-1 set the voltage outputs to midscale

when power is first applied.

For some applications, downstream circuits are active

during DAC power-up, and may be sensitive to nonzero

outputs from the DAC during this time. The LTC2606/

LTC2616/LTC2626 contain circuitry to reduce the power-

on glitch; furthermore, the glitch amplitude can be made

arbitrarily small by reducing the ramp rate of the power

supply. For example, if the power supply is ramped to 5V

in 1ms, the analog outputs rise less than 10mV above

ground (typ) during power-on. See Power-On Reset Glitch

in the Typical Performance Characteristics section.

Power Supply Sequencing

The voltage at REF (Pin 6) should be kept within the range

– 0.3V ≤ VREF ≤ VCC + 0.3V (see Absolute Maximum

Ratings). Particular care should be taken to observe these

limits during power supply turn-on and turn-off sequences,

when the voltage at VCC (Pin 9) is in transition.

Transfer Function

The digital-to-analog transfer function is:

OUT IDEAL

REF

() =

⎛

⎝

⎜

⎞

⎠

⎟

where k is the decimal equivalent of the binary DAC input

code, N is the resolution and VREF is the voltage at REF

(Pin 6).

Serial Digital Interface

The LTC2606/LTC2616/LTC2626 communicate with a host

using the standard 2-wire I2C interface. The Timing Dia-

grams (Figures 1 and 2) show the timing relationship of

the signals on the bus. The two bus lines, SDA and SCL,

must be high when the bus is not in use. External pull-up

resistors or current sources are required on these lines.

The value of these pull-up resistors is dependent on the

LTC2616CDD bảng dữ liệu(PDF) 13 Page - Linear Technology

LTC2616CDD bảng dữ liệu(HTML) 13 Page - Linear Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20

bảng dữ liệu tải về

Link URL