AD9705BCPZ datasheet(39/42 Pages) AD

39 / 42 page

Data Sheet

AD9704/AD9705/AD9706/AD9707

Rev. D | Page 39 of 42

The AD9704/AD9705/AD9706/AD9707 devices allow reading

and writing of the calibration coefficients. There are 33 coefficients

in total. The read/write feature of the coefficients can be useful

for improving the results of the self-calibration routine by averaging

the results of several calibration results and loading the averaged

results back into the device. The reading and writing routines

follow.

To read the calibration coefficients to the device:

Enable the calibration clock by setting the CALCLK bit

(Register 0x02, Bit 0).

Write the address of the first coefficient (0x00) to

Set the SMEMRD bit (Register 0x0F, Bit 2) by writing 0x04

to Register 0x0F.

Wait at least 160 CLK+/CLK− clock cycles.

Read the value of the first coefficient by reading the

contents of Register 0x11.

Clear the SMEMRD bit by writing 0x00 to Register 0x0F.

Repeat Step 2 through Step 6 for each of the remaining 32

coefficients by incrementing the address by one for each

read.

Disable the calibration clock by clearing the CALCLK Bit

(Register 0x02, Bit 0).

To write the calibration coefficients to the device:

Enable the calibration clock by setting the CALCLK bit

(Register 0x02, Bit 0).

Set the SMEMWR bit (Register 0x0F, Bit 3) by writing 0x08

to Register 0x0F.

Write the address of the first coefficient (0x00) to

Write the value of the first coefficient to Register 0x11.

Wait at least 160 CLK+/CLK− clock cycles

Repeat Step 3 through Step 5 for each of the remaining 32

coefficients by incrementing the address by one for each write.

Clear the SMEMWR bit by writing 0x00 to Register 0x0F.

Disable the calibration clock by clearing the CALCLK bit

(Register 0x02, Bit 0).

AD9705BCPZ bảng dữ liệu(PDF) 39 Page - Analog Devices