AD9735BBCZ datasheet(50/72 Pages) AD

50 / 72 page

AD9734/AD9735/AD9736

Data Sheet

Rev. B | Page 50 of 72

APPLICATIONS INFORMATION

DRIVING THE DACCLK INPUT

The DACCLK input requires a low jitter differential drive

signal. It is a PMOS input differential pair powered from the

1.8 V supply, so it is important to maintain the specified 400 mV

input common-mode voltage. Each input pin can safely swing

from 200 mV p-p to 800 mV p-p about the 400 mV common-

mode voltage. While these input levels are not directly LVDS

compatible, DACCLK can be driven by an offset ac-coupled

LVDS signal, as shown in Figure 90.

LVDS_P_IN

CLK+

Ω

0.1

µF

0.1

µF

LVDS_N_IN

CLK–

VCM = 400mV

Figure 90. LVDS DACCLK Drive Circuit

If a clean sine clock is available, it can be transformer-coupled

to DACCLK, as shown in Figure 107. Use of a CMOS or TTL

clock can also be acceptable for lower sample rates. It is routed

through a CMOS to LVDS translator, then ac-coupled, as

described previously. Alternatively, it can be transformer-

coupled and clamped, as shown in Figure 91.

Ω

TTL OR CMOS

CLK INPUT

CLK+

CLK–

VCM = 400mV

BAV99ZXCT

HIGH SPEED

DUAL DIODE

0.1

µF

Figure 91. TTL or CMOS DACCLK Drive Circuit

A simple bias network for generating VCM is shown in

Figure 92. It is important to use CVDD18 and CVSS for the

clock bias circuit. Any noise or other signal that is coupled onto

the clock is multiplied by the DAC digital input signal and may

degrade the DAC performance.

0.1µF

1nF

VCM = 400mV

CVDD

1.8V

CVSS

1kΩ

287Ω

Figure 92. DACCLK VCM Generator Circuit

AD9735BBCZ bảng dữ liệu(PDF) 50 Page - Analog Devices

AD9735BBCZ bảng dữ liệu(HTML) 50 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72

bảng dữ liệu tải về

Link URL