S71PL129JC0 datasheet(131/149 Pages) SPANSION

131 / 149 page

November 2, 2004 pSRAM_Type07_13_A1

pSRAM Type 7

131

Adva nc e

inf o r m at ion

Functional Description

Legend:L = VIL, H = VIH, X can be either VIL or VIH, High-Z = High Impedance.

Notes:

1. Should not be kept this logic condition longer than 1 ms. Please contact local Spansion representative for the relaxation of

1ms limitation.

2. Power Down mode can be entered from Standby state and all DQ pins are in High-Z state. Data retention depends on the

selection of the Power-Down Program, 16M has data retention in all modes except Power Down. Refer to Power Down for

details.

3. Can be either VIL or VIH but must be valid before Read or Write.

Power Down (for 32M, 64M Only)

Power Down

The Power Down is a low-power idle state controlled by CE2. CE2 Low drives the

device in power-down mode and maintains the low-power idle state as long as

CE2 is kept Low. CE2 High resumes the device from power-down mode. These

devices have three power-down modes. These can be programmed by series of

read/write operation. Each mode has following features.

The default state is Sleep and it is the lowest power consumption but all data is

lost once CE2 is brought to Low for Power Down. It is not required to program to

Sleep mode after power-up.

Mode

CE2#

CE1#

WE#

OE#

LB#

UB#

A21-0

DQ8-1

DQ16-9

Standby (Deselect)

High-Z

Output Disable (Note 1)

Note 3

High-Z

Output Disable (No Read)

Valid

High-Z

Read (Upper Byte)

Valid

High-Z

Output Valid

Read (Lower Byte)

Valid

Output Valid

High-Z

Read (Word)

Valid

Output Valid

No Write

Valid

Invalid

Write (Upper Byte)

Valid

Invalid

Input Valid

Write (Lower Byte)

Valid

Input Valid

Invalid

Write (Word)

Valid

Input Valid

Power Down

XXXX

High-Z

32M

64M

Mode

Retention Data

Retention Address

Mode

Retention Data

Retention Address

Sleep (default)

N/A

Sleep (default)

N/A

4M Partial

4M bit

00000h to 3FFFFh

8M Partial

8M bit

00000h to 7FFFFh

8M Partial

8M bit

00000h to 7FFFFh

16M Partial

16M bit

00000h to FFFFFh

S71PL129JC0 bảng dữ liệu(PDF) 131 Page - SPANSION

S71PL129JC0 bảng dữ liệu(HTML) 131 Page - SPANSION

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL