ACE25QC128G datasheet(3/56 Pages) ACE

3 / 56 page

ACE25QC128G

128M BIT SPI NOR FLASH

VER 1.1

Signal Description

During all operations, VCC must be held stable and within the specified valid range: VCC (min) to VCC (max).

All of the input and output signals must be held High or Low (according to voltages of VIH, VOH, VIL or VOL,

see Section DC Electrical Characteristics). These signals are described next.

Table1. Signal Names

Pin No

Pin Name

I/O

Function

/CS

Chip Select

SO (IO1)

I/O

Serial Output for single bit data Instructions. IO1 for Dual or Quad

Instructions.

/WP (IO2)

I/O

Write Protect in single bit or Dual data Instructions. IO2 in Quad mode.

The signal has an internal pull-up resistor and may be left

unconnected in the host system if not used for Quad Instructions.

VSS

Ground

SI (IO0)

I/O

Serial Input for single bit data Instructions. IO0 for Dual or Quad

Instructions.

SCLK

Serial Clock

/HOLD (IO3)

I/O

Hold (pause) serial transfer in single bit or Dual data Instructions. IO3

in Quad-I/O mode. The signal has an internal pull-up resistor and may

be left unconnected in the host system if not used for Quad

Instructions.

VCC

Core and I/O Power Supply

Chip Select (/CS)

The chip select signal indicates when a instruction for the device is in process and the other signals are

relevant for the memory device. When the /CS signal is at the logic high state, the device is not selected

and all input signals are ignored and all output signals are high impedance. Unless an internal Program,

Erase or Write Status Registers embedded operation is in progress, the device will be in the Standby Power

mode. Driving the /CS input to logic low state enables the device, placing it in the Active Power mode. After

Power Up, a falling edge on /CS is required prior to the start of any instruction.

Serial Clock (SCLK)

This input signal provides the synchronization reference for the SPI interface. Instructions, addresses, or

data input are latched on the rising edge of the SCLK signal. Data output changes after the falling edge of

SCLK.

ACE25QC128G bảng dữ liệu(PDF) 3 Page - ACE Technology Co., LTD.

ACE25QC128G bảng dữ liệu(HTML) 3 Page - ACE Technology Co., LTD.

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56

bảng dữ liệu tải về

Link URL