| công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
ICS8431-21 bảng dữ liệu(PDF) 8 Page - Integrated Circuit Systems |
|
|
|||||||||||||||||||||||||||||
ICS8431-21 bảng dữ liệu(HTML) 8 Page - Integrated Circuit Systems |
|
8 / 17 page ![]() 8431AM-21 www.icst.com/products/hiperclocks.html REV. A APRIL 27, 2005 8 Integrated Circuit Systems, Inc. ICS8431-21 350MHZ, LOW JITTER, CRYSTAL OSCILLATOR- TO -3.3V LVPECL FREQUENCY SYNTHESIZER As in any high speed analog circuitry, the power supply pins are vulnerable to random noise. The ICS8431-21 provides separate power supplies to isolate any high switching noise from the outputs to the internal PLL. V CC, VCCA, and VCCO should be individually connected to the power supply plane through vias, and bypass capacitors should be used for each pin. To achieve optimum jitter performance, better power supply iso- lation is required. Figure 3 illustrates how a 10 Ω along with a 10 μF and a .01μF bypass capacitor should be connected to each V CCA pin. FIGURE 3. POWER SUPPLY FILTERING 10 Ω V CCA 10 μF .01 μF 3.3V .01 μF V CC POWER SUPPLY FILTERING TECHNIQUES APPLICATION INFORMATION The clock layout topology shown below is typical for IA64/32 platforms. The two different layouts mentioned are recommended only as guidelines. FOUT and nFOUT are low impedance follower outputs that generate ECL/LVPECL compatible outputs.Therefore, terminat- ing resistors (DC current path to ground) or current sources must be used for functionality. These outputs are designed to FIGURE 2B. LVPECL OUTPUT TERMINATION FIGURE 2A. LVPECL OUTPUT TERMINATION V CC - 2V 50 Ω 50 Ω RTT Z o = 50Ω Z o = 50Ω FOUT FIN RTT = Z o 1 ((V OH + VOL) / (VCC – 2)) – 2 drive 50 Ω transmission lines. Matched impedance techniques should be used to maximize operating frequency and minimize signal distortion. Figures 2A and 2B show two different layouts which are recommended only as guidelines. Other suitable clock layouts may exist and it would be recommended that the board designers simulate to guarantee compatibility across all printed circuit and clock component process variations. TERMINATION FOR LVPECL OUTPUTS 3.3V 125 Ω 125 Ω 84 Ω 84 Ω Z o = 50Ω Z o = 50Ω FOUT FIN |
|
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |