công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

LPC844 bảng dữ liệu(PDF) 67 Page - NXP Semiconductors

tên linh kiện LPC844
Giải thích chi tiết về linh kiện  32-bit Arm® Cortex®-M0 microcontroller;
PDF  97 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  NXP [NXP Semiconductors]
Trang chủ  http://www.nxp.com
Logo NXP - NXP Semiconductors

LPC844 bảng dữ liệu(HTML) 67 Page - NXP Semiconductors

Back Button LPC844 Datasheet HTML 63Page - NXP Semiconductors LPC844 Datasheet HTML 64Page - NXP Semiconductors LPC844 Datasheet HTML 65Page - NXP Semiconductors LPC844 Datasheet HTML 66Page - NXP Semiconductors LPC844 Datasheet HTML 67Page - NXP Semiconductors LPC844 Datasheet HTML 68Page - NXP Semiconductors LPC844 Datasheet HTML 69Page - NXP Semiconductors LPC844 Datasheet HTML 70Page - NXP Semiconductors LPC844 Datasheet HTML 71Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 67 / 97 page
background image
LPC84x
All information provided in this document is subject to legal disclaimers.
© NXP Semiconductors N.V. 2018. All rights reserved.
Product data sheet
Rev. 1.7 — 27 February 2018
67 of 97
NXP Semiconductors
LPC84x
32-bit Arm Cortex-M0+ microcontroller
12.8 USART interface
The actual USART bit rate depends on the delays introduced by the external trace, the
external device, system clock (CCLK), and capacitive loading. Excluding delays
introduced by external device and PCB, the maximum supported bit rate for USART
master synchronous mode is 10 Mbit/s, and the maximum supported bit rate for USART
slave synchronous mode is 10 Mbit/s.
Remark: USART functions can be assigned to all digital pins. The characteristics are valid
for all digital pins except the open-drain pins PIO0_10 and PIO0_11.
Table 24.
USART dynamic characteristics
Tamb = 40 C to 105 C; 1.8 V <= VDD <= 3.6 V unless noted otherwise; CL = 10 pF; input slew =
10 ns. Simulated parameters sampled at the 30 %/70 % level of the falling or rising edge; values
guaranteed by design.
Symbol
Parameter
Conditions
Min
Max
Unit
USART master (in synchronous mode)
tsu(D)
data input set-up time
3.0 V <= VDD <= 3.6 V
31
-
ns
1.8 V <= VDD < 3.0 V
42
th(D)
data input hold time
0
-
ns
tv(Q)
data output valid time
0
7
ns
USART slave (in synchronous mode)
tsu(D)
data input set-up time
5
-
ns
th(D)
data input hold time
5
-
ns
tv(Q)
data output valid time
3.0 V <= VDD <= 3.6 V
0
35
ns
1.8 V <= VDD < 3.0 V
0
46
ns
Fig 32. USART timing
Un_SCLK (CLKPOL = 0)
TXD
RXD
Tcy(clk)
tsu(D) th(D)
tv(Q)
START
BIT0
tvQ)
Un_SCLK (CLKPOL = 1)
START
BIT0
BIT1
BIT1
aaa-015074



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com