| công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
ADV7481WBBCZ bảng dữ liệu(PDF) 8 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
ADV7481WBBCZ bảng dữ liệu(HTML) 8 Page - Analog Devices |
|
8 / 22 page ![]() ADV7481 Data Sheet MIPI VIDEO OUTPUT SPECIFICATIONS AVDD = 1.71 V to 1.89 V, DVDD = 1.71 V to 1.89 V, PVDD = 1.71 V to 1.89 V, MVDD = 1.71 V to 1.89 V, CVDD = 1.71 V to 1.89 V, DVDDIO = 3.14 V to 3.46 V, and TVDD = 3.14 V to 3.46 V, specified at operating temperature range, unless otherwise noted. The ADV7481 MIPI CSI-2 transmitters conform to the MIPI D-PHY Version 1.00.00 specification by characterization. The clock lane of the ADV7481 remains in high speed (HS) mode even when the data lane enters low power (LP) mode. For this reason, some measurements on the clock lane that pertain to low power mode are not applicable. Unless otherwise stated, all high speed measurements were performed with the ADV7481 operating with a nominal 1 Gbps output data rate. Table 3. Parameter Symbol Min Typ Max Unit UNIT INTERVAL1 UI 1 12.5 ns DATA LANE LP Tx DC SPECIFICATIONS2 Thevenin Output High Level VOH 1.1 1.2 1.3 V Low Level VOL −50 0 +50 mV CLOCK LANE LP Tx DC SPECIFICATIONS2 Thevenin Output High Level VOH 1.1 1.2 1.3 V Low Level VOL −50 0 +50 mV DATA LANE HS Tx SIGNALING REQUIREMENTS High Speed Differential Voltage Swing |V1| 140 200 270 mV p-p Differential Voltage Mismatch 10 mV Single-Ended Output High Voltages 360 mV Static Common-Mode Voltage Level 150 200 250 mV CLOCK LANE HS Tx SIGNALING REQUIREMENTS High Speed Differential Voltage Swing |V2| 140 200 270 mV p-p Differential Voltage Mismatch 10 mV Single-Ended Output High Voltages 360 mV Static Common-Mode Voltage Level 150 200 250 mV HS Tx CLOCK TO DATA LANE TIMING REQUIREMENTS Data to Clock Skew 0.35 × UI 0.65 × UI ns 1 Guaranteed by design. 2 These measurements were performed with CLOAD = 50 pF. ANALOG SPECIFICATIONS AVDD = 1.71 V to 1.89 V, DVDD = 1.71 V to 1.89 V, PVDD = 1.71 V to 1.89 V, MVDD = 1.71 V to 1.89 V, CVDD = 1.71 V to 1.89 V, DVDDIO = 3.14 V to 3.46 V, and TVDD = 3.14 V to 3.46 V, specified at operating temperature range, unless otherwise noted. Table 4. Parameter Test Conditions/Comments Min Typ Max Unit CLAMP CIRCUITRY External Clamp Capacitor Required by design 0.1 µF Large Clamp Source Current 0.32 mA Sink Current 0.32 mA Fine Clamp Source Current 7 µA Sink Current 7 µA Rev. 0 | Page 8 of 22 |
|
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |