7

PS8683B

10/17/03

12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012

12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012

PI6CVF857

1:10 PLL Clock Driver for

2.5V DDR-SDRAM Memory

AC Specifications for PC1600 ~ PC2700

Switching characteristics over recommended operating free-air temperature range (unless otherwise noted)( See Figure 1 & 2 )

r

e

t

e

m

a

r

a

Pn

o

i

t

p

i

r

c

s

e

Dm

a

r

g

a

i

D

V

A

D

D

V

,

Q

D

D

V

2

.

0

±

V

5

.

2

=

s

t

i

n

U

.

n

i

M.

m

o

Nx

a

M

)

c

c

(

ti

jtr

e

tt

ij

e

l

c

y

c

-

o

t

-

e

l

c

y

C4

e

r

u

g

i

F0

5

–0

5

s

p

(

t

θ)t

e

s

f

f

o

e

s

a

h

p

c

it

a

t

S

)

1

(

5

e

r

u

g

i

F0

5

–0

0

5

)

o

(

k

s

tw

e

k

s

k

c

o

l

c

t

u

p

t

u

O6

e

r

u

g

i

F5

7

)

r

e

p

(

ti

jtr

e

tt

ij

d

o

i

r

e

P7

e

r

u

g

i

F5

7

–5

7

)

r

e

p

h

(

ti

jtr

e

tt

ij

d

o

i

r

e

p

-

fl

a

H8

e

r

u

g

i

F0

0

1

–0

0

1

)i

(l

s

te

t

a

r

w

e

l

s

k

c

o

l

c

t

u

p

n

I9

e

r

u

g

i

F0

.

10

.

4

s

n

/

V

)

o

(l

s

te

t

a

r

w

e

l

s

k

c

o

l

c

t

u

p

t

u

O

)

2

(

9

e

r

u

g

i

F0

.

10

.

2

O

e

g

a

tl

o

v

-

s

s

o

r

c

ri

a

p

-l

a

it

n

e

r

e

f

fi

d

t

u

p

t

u

OV

(

Q

D

D

1

.

0

–

)

2

/V

(

Q

D

D

1

.

0

+

)

2

/V

s

r

e

t

e

m

a

r

a

p

g

n

i

w

o

ll

o

f

e

h

t

h

ti

w

s

r

e

z

i

s

e

h

t

n

y

s

C

S

S

g

n

it

r

o

p

p

u

s

e

li

h

w

s

r

e

t

e

m

a

r

a

p

e

v

o

b

a

e

h

t

ll

a

g

n

it

e

e

m

f

o

e

l

b

a

p

a

c

s

i

L

L

P

e

h

T

y

c

n

e

u

q

e

r

f

n

o

it

a

l

u

d

o

m

C

S

S0

0

.

0

30

0

.

0

5z

H

k

n

o

it

a

i

v

e

d

y

c

n

e

u

q

e

r

f

t

u

p

n

i

k

c

o

l

c

C

S

S0

0

.

00

5

.

0

–%

h

t

d

i

w

d

n

a

b

p

o

o

l

L

L

P

)

4

(

2z

H

M

e

l

g

n

a

e

s

a

h

P

1

3

0

.

0

–s

e

e

r

g

e

d

Notes:

1. Static Phase offset does not include Jitter.

2. The Output Skew Rate is calculated by using the load shown in Figure 3.

4. The SSC requirements meet the Intel PC100 SDRAM Registered DIMM specification.