công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

M34F04 bảng dữ liệu(PDF) 5 Page - STMicroelectronics

tên linh kiện M34F04
Giải thích chi tiết về linh kiện  4Kbit Serial I2C Bus EEPROM With Hardware Write Control on Top Half of Memory
PDF  20 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  STMICROELECTRONICS [STMicroelectronics]
Trang chủ  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

M34F04 bảng dữ liệu(HTML) 5 Page - STMicroelectronics

  M34F04 Datasheet HTML 1Page - STMicroelectronics M34F04 Datasheet HTML 2Page - STMicroelectronics M34F04 Datasheet HTML 3Page - STMicroelectronics M34F04 Datasheet HTML 4Page - STMicroelectronics M34F04 Datasheet HTML 5Page - STMicroelectronics M34F04 Datasheet HTML 6Page - STMicroelectronics M34F04 Datasheet HTML 7Page - STMicroelectronics M34F04 Datasheet HTML 8Page - STMicroelectronics M34F04 Datasheet HTML 9Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 20 page
background image
5/20
M34F04
SIGNAL DESCRIPTION
Serial Clock (SCL). This input signal is used to
strobe all data in and out of the device. In applica-
tions where this signal is used by slave devices to
synchronize the bus to a slower clock, the bus
master must have an open drain output, and a
pull-up resistor can be connected from Serial
Clock (SCL) to VCC. (Figure 4 indicates how the
value of the pull-up resistor can be calculated). In
most applications, though, this method of synchro-
nization is not employed, and so the pull-up resis-
tor is not necessary, provided that the bus master
has a push-pull (rather than open drain) output.
Serial Data (SDA). This bi-directional signal is
used to transfer data in or out of the device. It is an
open drain output that may be wire-OR’ed with
other open drain or open collector signals on the
bus. A pull up resistor must be connected from Se-
rial Data (SDA) to VCC. (Figure 4 indicates how the
value of the pull-up resistor can be calculated).
Chip Enable (E1, E2). These input signals are
used to set the value that is to be looked for on the
three least significant bits (b3, b2) of the 7-bit De-
vice Select Code. These inputs must be tied to
VCC or VSS, to establish the Device Select Code.
Write Control (WC). This input signal is useful
for protecting half of the memory from inadvertent
write operations. Write operations are disabled to
the upper half (1FFh to 100h) of the memory array
when Write Control (WC) is driven High. When un-
connected, the signal is internally read as VIL, and
Write operations are allowed.
When attempting to write in the upper half of the
memory, while Write Control (WC) is being driven
High, Device Select and Address bytes are ac-
knowledged, Data bytes are not acknowledged.
Figure 4. Maximum RL Value versus Bus Capacitance (CBUS) for an I
2C Bus
AI01665
VCC
CBUS
SDA
RL
MASTER
RL
SCL
CBUS
100
0
4
8
12
16
20
CBUS (pF)
10
1000
fc = 400kHz
fc = 100kHz



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com